
# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details


| Product Status             | Obsolete   |
|----------------------------|--|
| Core Processor             | AVR  |
| Core Size                  | 8-Bit  |
| Speed                      | 10MHz  |
| Connectivity               | -  |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT                                    |
| Number of I/O              | 6  |
| Program Memory Size        | 1KB (512 x 16)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | 64 x 8   |
| RAM Size                   | 64 x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V  |
| Data Converters            | A/D 4x10b  |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Through Hole   |
| Package / Case             | 8-DIP (0.300", 7.62mm)   |
| Supplier Device Package    | 8-PDIP   |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/attiny13v-10pj |
|                            |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# 1. Pin Configurations



# 1.1 Pin Descriptions

#### 1.1.1 VCC

Digital supply voltage.

#### 1.1.2 GND

Ground.

#### 1.1.3 Port B (PB5:PB0)

Port B is a 6-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the ATtiny13 as listed on page 54.

#### 1.1.4 RESET

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 18-1 on page 115. Shorter pulses are not guaranteed to generate a reset.

The reset pin can also be used as a (weak) I/O pin.






# 2. Overview

The ATtiny13 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATtiny13 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

# 2.1 Block Diagram



The AVR core combines a rich instruction set with 32 general purpose working registers. All 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATtiny13 provides the following features: 1K byte of In-System Programmable Flash, 64 bytes EEPROM, 64 bytes SRAM, 6 general purpose I/O lines, 32 general purpose working registers, one 8-bit Timer/Counter with compare modes, Internal and External Interrupts, a 4-channel, 10-bit ADC, a programmable Watchdog Timer with internal Oscillator, and three software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counter, ADC, Analog Comparator, and Interrupt system to continue functioning. The Power-down mode saves the register contents, disabling all chip functions until the next Interrupt or Hardware Reset. The ADC Noise Reduction mode stops the CPU and all I/O modules except ADC, to minimize switching noise during ADC conversions.

The device is manufactured using Atmel's high density non-volatile memory technology. The On-chip ISP Flash allows the Program memory to be re-programmed In-System through an SPI serial interface, by a conventional non-volatile memory programmer or by an On-chip boot code running on the AVR core.

The ATtiny13 AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, and Evaluation kits.





# 3. General Information

## 3.1 Resources

A comprehensive set of drivers, application notes, data sheets and descriptions on development tools are available for download at http://www.atmel.com/avr.

## 3.2 Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

## 3.3 Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.

# 4. Register Summary

| Address      | Name            | Bit 7      | Bit 6      | Bit 5  | Bit 4            | Bit 3            | Bit 2          | Bit 1         | Bit 0         | Page               |
|--------------|-----------------|------------|------------|--------|------------------|------------------|----------------|---------------|---------------|--------------------|
| 0x3F         | SREG            |            | Т          | Н      | S                | V                | Ν              | Z             | С             | page 9             |
| 0x3E         | Reserved        | -          | -          | -      | -                | -                | -              | -             | -             |                    |
| 0x3D         | SPL             | SP[7:0]    |            |        |                  |                  | page 11        |               |               |                    |
| 0x3C         | Reserved        |            |            |        |                  | -                |                |               |               |                    |
| 0x3B         | GIMSK           | -          | INT0       | PCIE   | -                | -                | -              | -             | -             | page 46            |
| 0x3A         | GIFR            | -          | INTF0      | PCIF   | -                | -                | -              | -             | -             | page 47            |
| 0x39         | TIMSK0          | -          | -          | -      | -                | OCIE0B           | OCIE0A         | TOIE0         | -             | page 74            |
| 0x38         | TIFR0           | -          | -          | -      | -                | OCF0B            | OCF0A          | TOV0          | -             | page 75            |
| 0x37         | SPMCSR          | -          | -          |        | СТРВ             | RFLB             | PGWRT          | PGERS         | SELFPR-       | page 97            |
| 0x36         | OCR0A           |            | 5115       |        | /Counter – Outp  |                  |                | 10004         | 10.000        | page 74            |
| 0x35         | MCUCR           | -          | PUD        | SE     | SM1              | SM0<br>WDRF      | -              | ISC01         | ISC00<br>PORF | page 32            |
| 0x34<br>0x33 | MCUSR<br>TCCR0B | –<br>FOC0A | –<br>FOC0B | -      | -                | WDRF<br>WGM02    | BORF<br>CS02   | EXTRF<br>CS01 | CS00          | page 41            |
| 0x33<br>0x32 | TCNT0           | FUCUA      | FUCUB      | -      |                  | unter (8-bit)    | 0302           | 0301          | 0300          | page 72            |
| 0x32<br>0x31 | OSCCAL          |            |            |        |                  | bration Register |                |               |               | page 73<br>page 27 |
| 0x30         | Reserved        |            |            |        |                  |                  |                |               |               | page 27            |
| 0x30         | TCCR0A          | COM0A1     | COM0A0     | COM0B1 | COM0B0           |                  | _              | WGM01         | WGM00         | page 69            |
| 0x2E         | DWDR            | CONIDAT    | COMOAU     | COMOBI |                  |                  | _              | WGINIOT       | WGINIOU       | page 96            |
| 0x2D         | Reserved        |            |            |        |                  | -                |                |               |               | page 00            |
| 0x2D         | Reserved        |            |            |        |                  | _                |                |               |               |                    |
| 0x28         | Reserved        |            |            |        |                  |                  |                |               |               |                    |
| 0x2A         | Reserved        |            |            |        |                  | _                |                |               |               |                    |
| 0x29         | OCR0B           |            |            | Timer  | r/Counter – Outp |                  | lister B       |               |               | page 74            |
| 0x28         | GTCCR           | TSM        | _          | -      |                  | _                | -              | _             | PSR10         | page 77            |
| 0x27         | Reserved        | 10111      | 1          | 1      | 1                | -                | l              | 1             | 1 GILLO       | pago               |
| 0x26         | CLKPR           | CLKPCE     | _          | -      | -                | CLKPS3           | CLKPS2         | CLKPS1        | CLKPS0        | page 28            |
| 0x25         | Reserved        | OEIG OE    | 1          | 1      |                  | -                | OLIVI OL       | OLITI OT      | OEIG OU       | puge 20            |
| 0x24         | Reserved        |            |            |        |                  | _                |                |               |               |                    |
| 0x23         | Reserved        |            |            |        |                  | _                |                |               |               |                    |
| 0x22         | Reserved        |            |            |        |                  | _                |                |               |               |                    |
| 0x21         | WDTCR           | WDTIF      | WDTIE      | WDP3   | WDCE             | WDE              | WDP2           | WDP1          | WDP0          | page 41            |
| 0x20         | Reserved        |            | 1          |        |                  | -                |                |               |               |                    |
| 0x1F         | Reserved        |            |            |        |                  | -                |                |               |               |                    |
| 0x1E         | EEARL           | -          | -          |        |                  | EEPROM Ad        | dress Register |               |               | page 20            |
| 0x1D         | EEDR            |            | •          |        | EEPROM D         | ata Register     | -              |               |               | page 20            |
| 0x1C         | EECR            | -          | -          | EEPM1  | EEPM0            | EERIE            | EEMPE          | EEPE          | EERE          | page 21            |
| 0x1B         | Reserved        |            | •          |        |                  | _                | •              | •             |               |                    |
| 0x1A         | Reserved        |            |            |        |                  | -                |                |               |               |                    |
| 0x19         | Reserved        |            |            |        |                  | -                |                |               |               |                    |
| 0x18         | PORTB           | -          | -          | PORTB5 | PORTB4           | PORTB3           | PORTB2         | PORTB1        | PORTB0        | page 56            |
| 0x17         | DDRB            | -          | -          | DDB5   | DDB4             | DDB3             | DDB2           | DDB1          | DDB0          | page 56            |
| 0x16         | PINB            | -          | -          | PINB5  | PINB4            | PINB3            | PINB2          | PINB1         | PINB0         | page 57            |
| 0x15         | PCMSK           | -          | -          | PCINT5 | PCINT4           | PCINT3           | PCINT2         | PCINT1        | PCINT0        | page 47            |
| 0x14         | DIDR0           | -          | -          | ADC0D  | ADC2D            | ADC3D            | ADC1D          | AIN1D         | AIN0D         | page 80, page 94   |
| 0x13         | Reserved        |            |            |        |                  | -                |                |               |               |                    |
| 0x12         | Reserved        |            |            |        |                  | -                |                |               |               |                    |
| 0x11         | Reserved        |            |            |        |                  | -                |                |               |               |                    |
| 0x10         | Reserved        |            |            |        |                  | -                |                |               |               |                    |
| 0x0F         | Reserved        |            |            |        |                  | -                |                |               |               |                    |
| 0x0E         | Reserved        |            |            |        |                  | _                |                |               |               |                    |
| 0x0D         | Reserved        |            |            |        |                  | -                |                |               |               |                    |
| 0x0C         | Reserved        |            |            |        |                  | -                |                |               |               |                    |
| 0x0B         | Reserved        |            |            |        |                  | -                |                |               |               |                    |
| 0x0A         | Reserved        |            |            |        |                  | -                |                |               |               |                    |
| 0x09         | Reserved        | 4.67       | 1070       | 100    | 1                | -                |                | 10:01         | 10:55         |                    |
| 0x08         | ACSR            | ACD        | ACBG       | ACO    | ACI              | ACIE             | -              | ACIS1         | ACIS0         | page 79            |
| 0x07         | ADMUX           | -          | REFS0      | ADLAR  | -                | -                | -              | MUX1          | MUX0          | page 91            |
| 0x06         | ADCSRA          | ADEN       | ADSC       | ADATE  | ADIF             | ADIE             | ADPS2          | ADPS1         | ADPS0         | page 92            |
| 0x05         | ADCH            | ļ          |            |        |                  | gister High Byte |                |               |               | page 93            |
| 0x04         | ADCL            |            | 40115      |        |                  | gister Low Byte  | 40700          | 40704         |               | page 93            |
| 0x03         | ADCSRB          | -          | ACME       | -      | -                | -                | ADTS2          | ADTS1         | ADTS0         | page 94            |
| 0x02         | Reserved        |            |            |        |                  | -                |                |               |               |                    |
| 0x01         | Reserved        |            |            |        |                  | -                |                |               |               |                    |
| 0x00         | Reserved        |            |            |        |                  | -                |                |               |               |                    |





- Notes: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
  - 2. I/O Registers within the address range 0x00 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.ome of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI instructions will only operation the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.

# ATtiny13

# 5. Instruction Set Summary

| Mnemonics    | Operands        | Description  | Operation  | Flags          | #Clocks    |
|--------------|-----------------|--|--|----------------|------------|
|              | ARITHMET        | IC AND LOGIC INSTRUCTIONS  |  |                |            |
| ADD          | Rd, Rr          | Add two Registers  | Rd ← Rd + Rr   | Z,C,N,V,H      | 1          |
| ADC          | Rd, Rr          | Add with Carry two Registers                                       | $Rd \leftarrow Rd + Rr + C$  | Z,C,N,V,H      | 1          |
| ADIW         | Rdl,K           | Add Immediate to Word  | Rdh:Rdl ← Rdh:Rdl + K  | Z,C,N,V,S      | 2          |
| SUB          | Rd, Rr          | Subtract two Registers   | Rd ← Rd - Rr   | Z,C,N,V,H      | 1          |
| SUBI         | Rd, K           | Subtract Constant from Register                                    | $Rd \leftarrow Rd - K$   | Z,C,N,V,H      | 1          |
| SBC          | Rd, Rr          | Subtract with Carry two Registers                                  | $Rd \leftarrow Rd - Rr - C$  | Z,C,N,V,H      | 1          |
| SBCI         | Rd, K           | Subtract with Carry Constant from Reg.                             | Rd ← Rd - K - C  | Z,C,N,V,H      | 1          |
| SBIW         | Rdl,K           | Subtract Immediate from Word                                       | Rdh:Rdl ← Rdh:Rdl - K  | Z,C,N,V,S      | 2          |
| AND          | Rd, Rr          | Logical AND Registers  | Rd ← Rd • Rr   | Z,N,V          | 1          |
| ANDI<br>OR   | Rd, K           | Logical AND Register and Constant                                  | $Rd \leftarrow Rd \bullet K$   | Z,N,V          | 1          |
| OR           | Rd, Rr<br>Rd, K | Logical OR Registers<br>Logical OR Register and Constant           | $Rd \leftarrow Rd \lor Rr$ $Rd \leftarrow Rd \lor K$   | Z,N,V<br>Z,N,V | 1          |
| EOR          | Rd, R<br>Rd, Rr | Exclusive OR Registers   | $Rd \leftarrow Rd \oplus Rr$   | Z,N,V<br>Z,N,V | 1          |
| COM          | Rd              | One's Complement   | $Rd \leftarrow 0xFF - Rd$  | Z,C,N,V        | 1          |
| NEG          | Rd              | Two's Complement   | $Rd \leftarrow 0x00 - Rd$  | Z,C,N,V,H      | 1          |
| SBR          | Rd,K            | Set Bit(s) in Register   | $Rd \leftarrow Rd \lor K$  | Z,N,V          | 1          |
| CBR          | Rd,K            | Clear Bit(s) in Register   | $Rd \leftarrow Rd \bullet (0xFF - K)$  | Z,N,V          | 1          |
| INC          | Rd              | Increment  | $Rd \leftarrow Rd + 1$   | Z,N,V          | 1          |
| DEC          | Rd              | Decrement  | $Rd \leftarrow Rd - 1$   | Z,N,V          | 1          |
| TST          | Rd              | Test for Zero or Minus   | $Rd \leftarrow Rd \bullet Rd$  | Z,N,V          | 1          |
| CLR          | Rd              | Clear Register   | $Rd \leftarrow Rd \oplus Rd$   | Z,N,V          | 1          |
| SER          | Rd              | Set Register   | Rd ← 0xFF  | None           | 1          |
|              |                 | ANCH INSTRUCTIONS  |  |                |            |
| RJMP         | k               | Relative Jump  | $PC \leftarrow PC + k + 1$   | None           | 2          |
| IJMP         |                 | Indirect Jump to (Z)   | PC ← Z   | None           | 2          |
| RCALL        | k               | Relative Subroutine Call   | PC ← PC + k + 1  | None           | 3          |
| ICALL        |                 | Indirect Call to (Z)   | $PC \leftarrow Z$  | None           | 3          |
| RET          |                 | Subroutine Return  | $PC \leftarrow STACK$  | None           | 4          |
| RETI         |                 | Interrupt Return   | $PC \leftarrow STACK$  | I              | 4          |
| CPSE         | Rd,Rr           | Compare, Skip if Equal   | if (Rd = Rr) PC $\leftarrow$ PC + 2 or 3   | None           | 1/2/3      |
| CP           | Rd,Rr           | Compare  | Rd – Rr  | Z, N,V,C,H     | 1          |
| CPC          | Rd,Rr           | Compare with Carry   | Rd – Rr – C  | Z, N,V,C,H     | 1          |
| CPI          | Rd,K            | Compare Register with Immediate                                    | Rd – K   | Z, N,V,C,H     | 1          |
| SBRC         | Rr, b           | Skip if Bit in Register Cleared                                    | if (Rr(b)=0) PC ← PC + 2 or 3  | None           | 1/2/3      |
| SBRS         | Rr, b           | Skip if Bit in Register is Set                                     | if (Rr(b)=1) PC ← PC + 2 or 3  | None           | 1/2/3      |
| SBIC         | P, b            | Skip if Bit in I/O Register Cleared                                | if (P(b)=0) PC ← PC + 2 or 3   | None           | 1/2/3      |
| SBIS         | P, b            | Skip if Bit in I/O Register is Set                                 | if (P(b)=1) PC ← PC + 2 or 3   | None           | 1/2/3      |
| BRBS         | s, k            | Branch if Status Flag Set  | if $(SREG(s) = 1)$ then $PC \leftarrow PC+k + 1$   | None           | 1/2        |
| BRBC         | s, k            | Branch if Status Flag Cleared                                      | if (SREG(s) = 0) then $PC \leftarrow PC+k + 1$   | None           | 1/2        |
| BREQ         | k               | Branch if Equal  | if (Z = 1) then PC $\leftarrow$ PC + k + 1   | None           | 1/2        |
| BRNE         | k               | Branch if Not Equal  | if (Z = 0) then PC $\leftarrow$ PC + k + 1   | None           | 1/2        |
| BRCS         | k               | Branch if Carry Set  | if (C = 1) then PC $\leftarrow$ PC + k + 1   | None           | 1/2        |
| BRCC         | k               | Branch if Carry Cleared  | if (C = 0) then PC $\leftarrow$ PC + k + 1   | None           | 1/2        |
| BRSH         | k               | Branch if Same or Higher   | if (C = 0) then PC $\leftarrow$ PC + k + 1   | None           | 1/2        |
| BRLO         | k               | Branch if Lower  | if (C = 1) then PC $\leftarrow$ PC + k + 1   | None           | 1/2        |
| BRMI         | k               | Branch if Minus  | if (N = 1) then PC $\leftarrow$ PC + k + 1   | None           | 1/2        |
| BRPL         | k               | Branch if Plus   | if (N = 0) then PC $\leftarrow$ PC + k + 1   | None           | 1/2        |
| BRGE         | k               | Branch if Greater or Equal, Signed                                 | if $(N \oplus V=0)$ then PC $\leftarrow$ PC + k + 1<br>if $(N \oplus V=1)$ then PC $\leftarrow$ PC + k + 1 | None           | 1/2        |
| BRLT<br>BRHS | k<br>k          | Branch if Less Than Zero, Signed                                   | if $(N \oplus V= 1)$ then PC $\leftarrow$ PC + k + 1<br>if $(H = 1)$ then PC $\leftarrow$ PC + k + 1       | None<br>None   | 1/2<br>1/2 |
| BRHS         | k k             | Branch if Half Carry Flag Set<br>Branch if Half Carry Flag Cleared | if (H = 1) then PC $\leftarrow$ PC + k + 1<br>if (H = 0) then PC $\leftarrow$ PC + k + 1                   |                | 1/2        |
| BRTS         | k k             | Branch if T Flag Set   | if (H = 0) then PC $\leftarrow$ PC + k + 1<br>if (T = 1) then PC $\leftarrow$ PC + k + 1                   | None<br>None   | 1/2        |
| BRTC         | k               | Branch if T Flag Cleared   | if (T = 0) then PC $\leftarrow$ PC + k + 1   | None           | 1/2        |
| BRVS         | k               | Branch if Overflow Flag is Set                                     | if (V = 1) then PC $\leftarrow$ PC + k + 1   | None           | 1/2        |
| BRVG         | k               | Branch if Overflow Flag is Cleared                                 | if (V = 0) then PC $\leftarrow$ PC + k + 1   | None           | 1/2        |
| BRIE         | k               | Branch if Interrupt Enabled  | if $(1 = 1)$ then PC $\leftarrow$ PC + k + 1   | None           | 1/2        |
| BRID         | k               | Branch if Interrupt Disabled                                       | if (I = 0) then PC $\leftarrow$ PC + k + 1   | None           | 1/2        |
|              |                 | D BIT-TEST INSTRUCTIONS  |  | Hone           | 1/4        |
| SBI          | P,b             | Set Bit in I/O Register  | I/O(P,b) ← 1   | None           | 2          |
| CBI          | P,b             | Clear Bit in I/O Register  | $I/O(P,b) \leftarrow 0$  | None           | 2          |
| LSL          | Rd              | Logical Shift Left   | $Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$   | Z,C,N,V        | 1          |
| LSR          | Rd              | Logical Shift Right  | $Rd(n) \leftarrow Rd(n+1), Rd(0) \leftarrow 0$   | Z,C,N,V        | 1          |
|              | ·               |  | ., ,   | _, _ , , .     | + · ·      |





| Mnemonics    | Operands | Description                      | Operation   | Flags        | #Clocks |
|--------------|----------|----------------------------------|---|--------------|---------|
| ROR          | Rd       | Rotate Right Through Carry       | $Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$              | Z,C,N,V      | 1       |
| ASR          | Rd       | Arithmetic Shift Right           | Rd(n) ← Rd(n+1), n=06   | Z,C,N,V      | 1       |
| SWAP         | Rd       | Swap Nibbles                     | Rd(30)←Rd(74),Rd(74)←Rd(30)   | None         | 1       |
| BSET         | s        | Flag Set                         | SREG(s) ← 1   | SREG(s)      | 1       |
| BCLR         | s        | Flag Clear                       | $SREG(s) \leftarrow 0$  | SREG(s)      | 1       |
| BST          | Rr, b    | Bit Store from Register to T     | $T \leftarrow Rr(b)$  | Т            | 1       |
| BLD          | Rd, b    | Bit load from T to Register      | $Rd(b) \leftarrow T$  | None         | 1       |
| SEC          |          | Set Carry                        | C ← 1   | С            | 1       |
| CLC          |          | Clear Carry                      | C ← 0   | С            | 1       |
| SEN          |          | Set Negative Flag                | N ← 1   | N            | 1       |
| CLN          |          | Clear Negative Flag              | N ← 0   | N            | 1       |
| SEZ          |          | Set Zero Flag                    | Z ← 1   | Z            | 1       |
| CLZ          |          | Clear Zero Flag                  | Z ← 0   | Z            | 1       |
| SEI          |          | Global Interrupt Enable          |   | -            | 1       |
| CLI          |          | Global Interrupt Disable         | 1←0   | 1            | 1       |
| SES          |          | Set Signed Test Flag             | S ← 1   | S            | 1       |
| CLS          |          |                                  | <u> </u>  | s            | 1       |
|              |          | Clear Signed Test Flag           |   | V            |         |
| SEV          |          | Set Twos Complement Overflow.    | V ← 1   |              | 1       |
| CLV          |          | Clear Twos Complement Overflow   | V ← 0   | V            | 1       |
| SET          |          | Set T in SREG                    | T ← 1   | Т            | 1       |
| CLT          |          | Clear T in SREG                  | $0 \rightarrow T$   | Т            | 1       |
| SEH          |          | Set Half Carry Flag in SREG      | H ← 1   | Н            | 1       |
| CLH          |          | Clear Half Carry Flag in SREG    | H ← 0   | Н            | 1       |
|              | DATA     | TRANSFER INSTRUCTIONS            |   | -            | •       |
| MOV          | Rd, Rr   | Move Between Registers           | $Rd \leftarrow Rr$  | None         | 1       |
| MOVW         | Rd, Rr   | Copy Register Word               | $Rd+1:Rd \leftarrow Rr+1:Rr$  | None         | 1       |
| LDI          | Rd, K    | Load Immediate                   | $Rd \leftarrow K$   | None         | 1       |
| LD           | Rd, X    | Load Indirect                    | $Rd \leftarrow (X)$   | None         | 2       |
| LD           | Rd, X+   | Load Indirect and Post-Inc.      | $Rd \leftarrow (X), X \leftarrow X + 1$   | None         | 2       |
| LD           | Rd, - X  | Load Indirect and Pre-Dec.       | $X \leftarrow X - 1, Rd \leftarrow (X)$   | None         | 2       |
| LD           | Rd, Y    | Load Indirect                    | $Rd \leftarrow (Y)$   | None         | 2       |
| LD           | Rd, Y+   | Load Indirect and Post-Inc.      | $Rd \leftarrow (Y), Y \leftarrow Y + 1$   | None         | 2       |
| LD           | Rd, - Y  | Load Indirect and Pre-Dec.       | $Y \leftarrow Y - 1$ , Rd $\leftarrow (Y)$                                      | None         | 2       |
| LDD          | Rd,Y+q   | Load Indirect with Displacement  | $Rd \leftarrow (Y + q)$   | None         | 2       |
| LD           | Rd, Z    | Load Indirect                    | $Rd \leftarrow (Z)$   | None         | 2       |
| LD           | Rd, Z+   | Load Indirect and Post-Inc.      | $Rd \leftarrow (Z), Z \leftarrow Z+1$   | None         | 2       |
| LD           | Rd, -Z   | Load Indirect and Pre-Dec.       | $Z \leftarrow Z - 1, Rd \leftarrow (Z)$   | None         | 2       |
| LDD          | Rd, Z+q  | Load Indirect with Displacement  | $Rd \leftarrow (Z + q)$   | None         | 2       |
| LDS          | Rd, k    | Load Direct from SRAM            | $\frac{Rd \leftarrow (k)}{Rd \leftarrow (k)}$                                   | None         | 2       |
| ST           | X, Rr    | Store Indirect                   | (X) ← Rr  | None         | 2       |
| ST           | X+, Rr   | Store Indirect and Post-Inc.     | $(X) \leftarrow \operatorname{Rr}, X \leftarrow X + 1$                          | None         | 2       |
| ST           | - X, Rr  | Store Indirect and Posteric.     | $X \leftarrow X - 1, (X) \leftarrow Rr$   | None         | 2       |
| ST           | Y, Rr    | Store Indirect                   | $(Y) \leftarrow Rr$   | None         | 2       |
|              |          |                                  |   |              | 2       |
| ST<br>ST     | Y+, Rr   | Store Indirect and Post-Inc.     | $(Y) \leftarrow Rr, Y \leftarrow Y + 1$   | None         | 2       |
| -            | - Y, Rr  | Store Indirect and Pre-Dec.      | $Y \leftarrow Y - 1, (Y) \leftarrow Rr$   | None         |         |
| STD          | Y+q,Rr   | Store Indirect with Displacement | $(Y + q) \leftarrow Rr$   | None         | 2       |
| ST           | Z, Rr    | Store Indirect                   | (Z) ← Rr  | None         | 2       |
| ST           | Z+, Rr   | Store Indirect and Post-Inc.     | $(Z) \leftarrow \operatorname{Rr}, Z \leftarrow Z + 1$                          | None         | 2       |
| ST           | -Z, Rr   | Store Indirect and Pre-Dec.      | $Z \leftarrow Z - 1, (Z) \leftarrow Rr$   | None         | 2       |
| STD          | Z+q,Rr   | Store Indirect with Displacement | (Z + q) ← Rr  | None         | 2       |
| STS          | k, Rr    | Store Direct to SRAM             | (k) ← Rr  | None         | 2       |
| LPM          |          | Load Program Memory              | R0 ← (Z)  | None         | 3       |
| LPM          | Rd, Z    | Load Program Memory              | $Rd \leftarrow (Z)$   | None         | 3       |
| LPM          | Rd, Z+   | Load Program Memory and Post-Inc | $Rd \leftarrow (Z), Z \leftarrow Z+1$   | None         | 3       |
| SPM          |          | Store Program Memory             | (z) ← R1:R0   | None         |         |
| IN           | Rd, P    | In Port                          | $Rd \leftarrow P$   | None         | 1       |
| OUT          | P, Rr    | Out Port                         | P ← Rr  | None         | 1       |
| PUSH         | Rr       | Push Register on Stack           | $STACK \leftarrow Rr$   | None         | 2       |
| POP          | Rd       | Pop Register from Stack          | $Rd \leftarrow STACK$   | None         | 2       |
|              |          | CONTROL INSTRUCTIONS             |   |              |         |
| NOP          |          | No Operation                     |   | None         | 1       |
|              |          |                                  | (and appairing depart for Clean function)                                       |              | 1       |
| SLEEP        |          | Sleen                            |   |              |         |
| SLEEP<br>WDR |          | Sleep<br>Watchdog Reset          | (see specific descr. for Sleep function)<br>(see specific descr. for WDR/Timer) | None<br>None | 1       |

# 6. Ordering Information

| Speed (MHz) <sup>(3)</sup> | Power Supply (V) | Ordering Code <sup>(4)</sup>  | Package <sup>(2)</sup>  | Operation Range                               |
|----------------------------|------------------|---|---|---|
| 10                         | 1.8 - 5.5        | ATtiny13V-10PU<br>ATtiny13V-10SU<br>ATtiny13V-10SUR<br>ATtiny13V-10SSU<br>ATtiny13V-10SSUR<br>ATtiny13V-10MU<br>ATtiny13V-10MUR<br>ATtiny13V-10MMU<br>ATtiny13V-10MMU | 8P3<br>8S2<br>8S2<br>S8S1<br>S8S1<br>20M1<br>20M1<br>10M1<br>10M1 | Industrial<br>(-40°C to +85°C) <sup>(1)</sup> |
| 20                         | 2.7 - 5.5        | ATtiny13-20PU<br>ATtiny13-20SU<br>ATtiny13-20SUR<br>ATtiny13-20SSU<br>ATtiny13-20SSUR<br>ATtiny13-20MU<br>ATtiny13-20MUR<br>ATtiny13-20MMU<br>ATtiny13-20MMUR         | 8P3<br>8S2<br>8S2<br>S8S1<br>S8S1<br>20M1<br>20M1<br>10M1<br>10M1 | Industrial<br>(-40°C to +85°C) <sup>(1)</sup> |

Notes: 1. These devices can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

- 2. All packages are Pb-free, halide-free and fully green and they comply with the European directive for Restriction of Hazardous Substances (RoHS).
- 3. For Speed vs.  $V_{CC}$ , see "Speed Grades" on page 117.
- 4. Code indicators:

- U: matte tin

- R: tape & reel


| Package Type |   |  |  |  |
|--------------|---|--|--|--|
| 8P3          | 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)                         |  |  |  |
| 8S2          | 8-lead, 0.209" Wide, Plastic Small Outline Package (EIAJ SOIC)                  |  |  |  |
| S8S1         | 8-lead, 0.150" Wide, Plastic Gull-Wing Small Outline (JEDEC SOIC)               |  |  |  |
| 20M1         | 20-pad, 4 x 4 x 0.8 mm Body, Lead Pitch 0.50 mm, Micro Lead Frame Package (MLF) |  |  |  |
| 10M1         | 10-pad, 3 x 3 x 1 mm Body, Lead Pitch 0.50 mm, Micro Lead Frame Package (MLF)   |  |  |  |






# 7. Packaging Information

# 7.1 8P3




7.2 8S2








# 7.3 S8S1




# 7.4 20M1









# 8. Errata

The revision letter in this section refers to the revision of the ATtiny13 device.

# 8.1 ATtiny13 Rev. D

#### • EEPROM can not be written below 1.9 Volt

# 1. EEPROM can not be written below 1.9 Volt

Writing the EEPROM at  $V_{\text{CC}}$  below 1.9 volts might fail.

## **Problem Fix/Workaround**

Do not write the EEPROM when  $V_{CC}$  is below 1.9 volts.

# 8.2 ATtiny13 Rev. C

Revision C has not been sampled.

# 8.3 ATtiny13 Rev. B

- Wrong values read after Erase Only operation
- High Voltage Serial Programming Flash, EEPROM, Fuse and Lock Bits may fail
- Device may lock for further programming
- debugWIRE communication not blocked by lock-bits
- Watchdog Timer Interrupt disabled
- EEPROM can not be written below 1.9 Volt

#### 8.3.1 Wrong values read after Erase Only operation

At supply voltages below 2.7 V, an EEPROM location that is erased by the Erase Only operation may read as programmed (0x00).

### Problem Fix/Workaround

If it is necessary to read an EEPROM location after Erase Only, use an Atomic Write operation with 0xFF as data in order to erase a location. In any case, the Write Only operation can be used as intended. Thus no special considerations are needed as long as the erased location is not read before it is programmed.

### 8.3.2 High Voltage Serial Programming Flash, EEPROM, Fuse and Lock Bits may fail

Writing to any of these locations and bits may in some occasions fail.

#### **Problem Fix/Workaround**

After a writing has been initiated, always observe the RDY/BSY signal. If the writing should fail, rewrite until the RDY/BSY verifies a correct writing. This will be fixed in revision D.

### 8.3.3 Device may lock for further programming

Special combinations of fuse bits will lock the device for further programming effectively turning it into an OTP device. The following combinations of settings/fuse bits will cause this effect:

- 128 kHz internal oscillator (CKSEL[1..0] = 11), shortest start-up time
- (SUT[1..0] = 00), Debugwire enabled (DWEN = 0) or Reset disabled RSTDISBL = 0.
- 9.6 MHz internal oscillator (CKSEL[1..0] = 10), shortest start-up time
  (SUT(1, 0) = 00), Debugwire enabled (DWEN = 0) or Reset disabled RSTDISE
  - (SUT[1..0] = 00), Debugwire enabled (DWEN = 0) or Reset disabled RSTDISBL = 0.





 - 4.8 MHz internal oscillator (CKSEL[1..0] = 01), shortest start-up time (SUT[1..0] = 00), Debugwire enabled (DWEN = 0) or Reset disabled RSTDISBL = 0.

# Problem fix/ Workaround

Avoid the above fuse combinations. Selecting longer start-up time will eliminate the problem.

#### 8.3.4 debugWIRE communication not blocked by lock-bits

When debugWIRE on-chip debug is enabled (DWEN = 0), the contents of program memory and EEPROM data memory can be read even if the lock-bits are set to block further reading of the device.

#### Problem fix/ Workaround

Do not ship products with on-chip debug of the tiny13 enabled.

#### 8.3.5 Watchdog Timer Interrupt disabled

If the watchdog timer interrupt flag is not cleared before a new timeout occurs, the watchdog will be disabled, and the interrupt flag will automatically be cleared. This is only applicable in interrupt only mode. If the Watchdog is configured to reset the device in the watchdog timeout following an interrupt, the device works correctly.

#### Problem fix / Workaround

Make sure there is enough time to always service the first timeout event before a new watchdog timeout occurs. This is done by selecting a long enough time-out period.

#### 8.3.6 EEPROM can not be written below 1.9 Volt

Writing the EEPROM at  $V_{CC}$  below 1.9 volts might fail.

#### **Problem Fix/Workaround**

Do not write the EEPROM when V<sub>CC</sub> is below 1.9 volts.

### 8.4 ATtiny13 Rev. A

Revision A has not been sampled.

# 9. Datasheet Revision History

Please note that the referring page numbers in this section refer to the complete document.

## 9.1 Rev. 2535J-08/10

Added tape and reel part numbers in "Ordering Information" on page 160. Removed text "Not recommended for new design" from cover page. Updated last page.

## 9.2 Rev. 2535I-05/08

- 1. Updated document template, layout and paragraph formats.
- 2. Updated "Features" on page 1.
- 3. Created Sections:
  - "Calibrated Internal RC Oscillator Accuracy" on page 118
  - "Analog Comparator Characteristics" on page 119
- 4. Updated Sections:
  - "System Clock and Clock Options" on page 23
  - "Calibrated Internal 4.8/9.6 MHz Oscillator" on page 25
  - "External Interrupts" on page 45
  - "Analog Noise Canceling Techniques" on page 88
  - "Limitations of debugWIRE" on page 96
  - "Reading Fuse and Lock Bits from Firmware" on page 99
  - "Fuse Bytes" on page 103
  - "Calibration Bytes" on page 104
  - "High-Voltage Serial Programming" on page 108
  - "Ordering Information" on page 160
- 5. Updated Figure:
  - "Analog Input Circuitry" on page 87
  - "High-voltage Serial Programming Timing" on page 122
- 6. Moved Figures:
  - "Serial Programming Timing" on page 121
  - "Serial Programming Waveform" on page 121
  - "High-voltage Serial Programming Timing" on page 122
- 7. Updated Tables:
  - "DC Characteristics,  $T_A = -40$  °C to +85 °C" on page 115
  - "Serial Programming Characteristics,  $T_A = -40$ °C to +85°C,  $V_{CC} = 1.8 5.5V$  (Unless Otherwise Noted)" on page 121
- 8. Moved Tables:
  - "Serial Programming Instruction Set" on page 107
  - "Serial Programming Characteristics,  $T_A = -40$  °C to +85 °C,  $V_{CC} = 1.8 5.5V$  (Unless Otherwise Noted)" on page 121
  - "High-voltage Serial Programming Characteristics  $T_A = 25^{\circ}C$ ,  $V_{CC} = 5.0V \pm 10\%$  (Unless otherwise noted)" on page 122
- 9. Updated Register Description for Sections:



- 8. Updated "DC Characteristics" on page 115.
- 9. Updated "Typical Characteristics" on page 122.
- 10. Updated "Ordering Information" on page 160.
- 11. Updated "Packaging Information" on page 161.
- 12. Updated "Errata" on page 166.

#### 9.7 Rev. 2535D-04/04

- 1. Maximum Speed Grades changed: 12MHz to 10MHz, 24MHz to 20MHz
- 2. Updated "Serial Programming Instruction Set" on page 107.
- 3. Updated "Speed Grades" on page 117
- 4. Updated "Ordering Information" on page 160

#### 9.8 Rev. 2535C-02/04

- 1. C-code examples updated to use legal IAR syntax.
- 2. Replaced occurrences of WDIF with WDTIF and WDIE with WDTIE.
- 3. Updated "Stack Pointer" on page 11.
- 4. Updated "Calibrated Internal 4.8/9.6 MHz Oscillator" on page 25.
- 5. Updated "OSCCAL Oscillator Calibration Register" on page 27.
- 6. Updated typo in introduction on "Watchdog Timer" on page 37.
- 7. Updated "ADC Conversion Time" on page 86.
- 8. Updated "Serial Programming" on page 105.
- 9. Updated "Electrical Characteristics" on page 115.
- 10. Updated "Ordering Information" on page 160.
- 11. Removed rev. C from "Errata" on page 166.

### 9.9 Rev. 2535B-01/04

- 1. Updated Figure 2-1 on page 4.
- 2. Updated Table 7-1, Table 8-1, Table 14-2 and Table 18-3.
- 3. Updated "Calibrated Internal 4.8/9.6 MHz Oscillator" on page 25.
- 4. Updated the whole "Watchdog Timer" on page 37.
- 5. Updated Figure 17-1 on page 105 and Figure 17-2 on page 108.
- 6. Updated registers "MCUCR MCU Control Register", "TCCR0B Timer/Counter Control Register B" and "DIDR0 – Digital Input Disable Register 0".
- 7. Updated Absolute Maximum Ratings and DC Characteristics in "Electrical Characteristics" on page 115.
- 8. Added "Speed Grades" on page 117
- 9. Updated "" on page 120.
- 10. Updated "Typical Characteristics" on page 123.
- 11. Updated "Ordering Information" on page 160.
- 12. Updated "Packaging Information" on page 161.
- 13. Updated "Errata" on page 166.
- 14. Changed instances of EEAR to EEARL.

### 9.10 Rev. 2535A-06/03

1. Initial Revision.





#### Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

#### International

Atmel Asia Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon Hong Kong Tel: (852) 2245-6100 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

#### Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Product Contact**

Web Site www.atmel.com *Technical Support* Enter Product Line E-mail Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.

© 2010 Atmel Corporation. All rights reserved. Atmel<sup>®</sup>, logo and combinations thereof, AVR<sup>®</sup> and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.