



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                             |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                    |
| Core Processor             | Coldfire V2                                                                                                                                                 |
| Core Size                  | 32-Bit Single-Core                                                                                                                                          |
| Speed                      | 66MHz                                                                                                                                                       |
| Connectivity               | I <sup>2</sup> C, SPI, UART/USART, USB OTG                                                                                                                  |
| Peripherals                | DMA, LVD, POR, PWM, WDT                                                                                                                                     |
| Number of I/O              | 55                                                                                                                                                          |
| Program Memory Size        | 64KB (64K x 8)                                                                                                                                              |
| Program Memory Type        | FLASH                                                                                                                                                       |
| EEPROM Size                | -                                                                                                                                                           |
| RAM Size                   | 16K x 8                                                                                                                                                     |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V                                                                                                                                                   |
| Data Converters            | A/D 8x12b                                                                                                                                                   |
| Oscillator Type            | Internal                                                                                                                                                    |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                           |
| Mounting Type              | Surface Mount                                                                                                                                               |
| Package / Case             | 81-LBGA                                                                                                                                                     |
| Supplier Device Package    | 81-MAPBGA (10x10)                                                                                                                                           |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf52210cvm66j">https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf52210cvm66j</a> |

# Table of Contents

|      |                                           |    |      |                                                     |    |
|------|-------------------------------------------|----|------|-----------------------------------------------------|----|
| 1    | Family Configurations                     | 3  | 2.4  | Flash Memory Characteristics                        | 29 |
| 1.1  | Block Diagram                             | 3  | 2.5  | EzPort Electrical Specifications                    | 30 |
| 1.2  | Features                                  | 4  | 2.6  | ESD Protection                                      | 31 |
| 1.3  | Reset Signals                             | 19 | 2.7  | DC Electrical Specifications                        | 31 |
| 1.4  | PLL and Clock Signals                     | 20 | 2.8  | Clock Source Electrical Specifications              | 32 |
| 1.5  | Mode Selection                            | 20 | 2.9  | USB Operation                                       | 33 |
| 1.6  | External Interrupt Signals                | 21 | 2.10 | General Purpose I/O Timing                          | 33 |
| 1.7  | Queued Serial Peripheral Interface (QSPI) | 21 | 2.11 | Reset Timing                                        | 34 |
| 1.8  | USB On-the-Go                             | 21 | 2.12 | I <sup>2</sup> C Input/Output Timing Specifications | 35 |
| 1.9  | I <sup>2</sup> C I/O Signals              | 21 | 2.13 | Analog-to-Digital Converter (ADC) Parameters        | 36 |
| 1.10 | UART Module Signals                       | 22 | 2.14 | Equivalent Circuit for ADC Inputs                   | 37 |
| 1.11 | DMA Timer Signals                         | 22 | 2.15 | DMA Timers Timing Specifications                    | 38 |
| 1.12 | ADC Signals                               | 22 | 2.16 | QSPI Electrical Specifications                      | 38 |
| 1.13 | General Purpose Timer Signals             | 23 | 2.17 | JTAG and Boundary Scan Timing                       | 38 |
| 1.14 | Pulse Width Modulator Signals             | 23 | 2.18 | Debug AC Timing Specifications                      | 41 |
| 1.15 | Debug Support Signals                     | 23 | 3    | Mechanical Outline Drawings                         | 42 |
| 1.16 | EzPort Signal Descriptions                | 24 | 3.1  | 64-pin LQFP Package                                 | 43 |
| 1.17 | Power and Ground Pins                     | 25 | 3.2  | 64 QFN Package                                      | 46 |
| 2    | Electrical Characteristics                | 26 | 3.3  | 81 MAPBGA Package                                   | 50 |
| 2.1  | Maximum Ratings                           | 26 | 3.4  | 100-pin LQFP Package                                | 52 |
| 2.2  | Current Consumption                       | 27 | 4    | Revision History                                    | 54 |
| 2.3  | Thermal Characteristics                   | 28 |      |                                                     |    |

- Interchip bus interface for EEPROMs, LCD controllers, A/D converters, and keypads
- Fully compatible with industry-standard I<sup>2</sup>C bus
- Master and slave modes support multiple masters
- Automatic interrupt generation with programmable level
- Queued serial peripheral interface (QSPI)
  - Full-duplex, three-wire synchronous transfers
  - Up to four chip selects available
  - Master mode operation only
  - Programmable bit rates up to half the CPU clock frequency
  - Up to 16 pre-programmed transfers
- Fast analog-to-digital converter (ADC)
  - Eight analog input channels
  - 12-bit resolution
  - Minimum 1.125  $\mu$ s conversion time
  - Simultaneous sampling of two channels for motor control applications
  - Single-scan or continuous operation
  - Optional interrupts on conversion complete, zero crossing (sign change), or under/over low/high limit
  - Unused analog channels can be used as digital I/O
- Four 32-bit timers with DMA support
  - 12.5 ns resolution at 80 MHz
  - Programmable sources for clock input, including an external clock option
  - Programmable prescaler
  - Input capture capability with programmable trigger edge on input pin
  - Output compare with programmable mode for the output pin
  - Free run and restart modes
  - Maskable interrupts on input capture or output compare
  - DMA trigger capability on input capture or output compare
- Four-channel general purpose timer
  - 16-bit architecture
  - Programmable prescaler
  - Output pulse-widths variable from microseconds to seconds
  - Single 16-bit input pulse accumulator
  - Toggle-on-overflow feature for pulse-width modulator (PWM) generation
  - One dual-mode pulse accumulation channel
- Pulse-width modulation timer
  - Support for PCM mode (resulting in superior signal quality compared to conventional PWM)
  - Operates as eight channels with 8-bit resolution or four channels with 16-bit resolution
  - Programmable period and duty cycle
  - Programmable enable/disable for each channel
  - Software selectable polarity for each channel
  - Period and duty cycle are double buffered. Change takes effect when the end of the current period is reached (PWM counter reaches zero) or when the channel is disabled.
  - Programmable center or left aligned outputs on individual channels
  - Four clock sources (A, B, SA, and SB) provide for a wide range of frequencies
  - Emergency shutdown

## 1.2.20 Interrupt Controller (INTC)

The device has a single interrupt controller that supports up to 63 interrupt sources. There are 56 programmable sources, 49 of which are assigned to unique peripheral interrupt requests. The remaining seven sources are unassigned and may be used for software interrupt requests.

## 1.2.21 DMA Controller

The direct memory access (DMA) controller provides an efficient way to move blocks of data with minimal processor intervention. It has four channels that allow byte, word, longword, or 16-byte burst line transfers. These transfers are triggered by software explicitly setting a DCRn[START] bit or by the occurrence of certain UART or DMA timer events.

## 1.2.22 Reset

The reset controller determines the source of reset, asserts the appropriate reset signals to the system, and keeps track of what caused the last reset. There are seven sources of reset:

- External reset input
- Power-on reset (POR)
- Watchdog timer
- Phase locked-loop (PLL) loss of lock / loss of clock
- Software
- Low-voltage detector (LVD)
- JTAG

Control of the LVD and its associated reset and interrupt are managed by the reset controller. Other registers provide status flags indicating the last source of reset and a control bit for software assertion of the RSTO pin.

## 1.2.23 GPIO

Nearly all pins on the device have general purpose I/O capability and are grouped into 8-bit ports. Some ports do not use all eight bits. Each port has registers that configure, monitor, and control the port pin.

## 1.2.24 Part Numbers and Packaging

This product is RoHS-compliant. Refer to the product page at [freescale.com](http://freescale.com) or contact your sales office for up-to-date RoHS information.

**Table 2. Orderable Part Number Summary**

| Freescall Part Number | Description                       | Speed (MHz) | Flash/SRAM (Kbytes) | Package   | Temp range (°C) |
|-----------------------|-----------------------------------|-------------|---------------------|-----------|-----------------|
| MCF52210CAE66         | MCF52210 Microcontroller, 2 UARTs | 66          | 64 / 16             | 64 LQFP   | -40 to +85      |
| MCF52210CEP66         | MCF52210 Microcontroller, 2 UARTs | 66          | 64 / 16             | 64 QFN    | -40 to +85      |
| MCF52210CVM66         | MCF52210 Microcontroller, 2 UARTs | 66          | 64 / 16             | 81 MAPBGA | -40 to +85      |
| MCF52210CVM80         | MCF52210 Microcontroller, 2 UARTs | 80          | 64 / 16             | 81 MAPBGA | -40 to +85      |
| MCF52211CAE66         | MCF52211 Microcontroller, 2 UARTs | 66          | 128 / 16            | 64 LQFP   | -40 to +85      |
| MCF52211CAF80         | MCF52211 Microcontroller, 3 UARTs | 80          | 128 / 16            | 100 LQFP  | -40 to +85      |
| MCF52211CEP66         | MCF52211 Microcontroller, 2 UARTs | 66          | 128 / 16            | 64 QFN    | -40 to +85      |

Table 2 shows the pinout configuration for the 100 LQFP.




Figure 2. 100 LQFP Pin Assignments

## Family Configurations

Figure 3 shows the pinout configuration for the 81 MAPBGA.

|   | 1                         | 2        | 3                         | 4                        | 5                        | 6                        | 7                | 8                   | 9                |
|---|---------------------------|----------|---------------------------|--------------------------|--------------------------|--------------------------|------------------|---------------------|------------------|
| A | V <sub>SS</sub>           | UTXD1    | $\overline{\text{RSTI}}$  | $\overline{\text{IRQ5}}$ | $\overline{\text{IRQ3}}$ | ALLPST                   | TDO              | TMS                 | V <sub>SS</sub>  |
| B | $\overline{\text{URTS1}}$ | URXD1    | $\overline{\text{RSTO}}$  | $\overline{\text{IRQ6}}$ | $\overline{\text{IRQ2}}$ | $\overline{\text{TRST}}$ | TDI              | V <sub>DD</sub> PLL | EXTAL            |
| C | $\overline{\text{UCTS0}}$ | TEST     | $\overline{\text{UCTS1}}$ | $\overline{\text{IRQ7}}$ | $\overline{\text{IRQ4}}$ | $\overline{\text{IRQ1}}$ | TCLK             | V <sub>SS</sub> PLL | XTAL             |
| D | URXD0                     | UTXD0    | $\overline{\text{URTS0}}$ | V <sub>SS</sub>          | V <sub>DD</sub>          | V <sub>SS</sub>          | PWM7             | GPT3                | GPT2             |
| E | SCL                       | SDA      | V <sub>DD</sub>           | V <sub>DD</sub>          | V <sub>DD</sub>          | V <sub>DD</sub>          | V <sub>DD</sub>  | PWM5                | GPT1             |
| F | QSPI_CS3                  | QSPI_CS2 | QSPI_DIN                  | V <sub>SS</sub>          | V <sub>DD</sub>          | V <sub>SS</sub>          | GPT0             | V <sub>STBY</sub>   | AN4              |
| G | QSPI_DOUT                 | QSPI_CLK | $\overline{\text{RCON}}$  | DTIN1                    | CLKMOD0                  | AN2                      | AN3              | AN5                 | AN6              |
| H | QSPI_CS0                  | QSPI_CS1 | DTIN3                     | DTIN0                    | CLKMOD1                  | AN1                      | V <sub>SSA</sub> | V <sub>DDA</sub>    | AN7              |
| J | V <sub>SS</sub>           | JTAG_EN  | DTIN2                     | PWM3                     | PWM1                     | AN0                      | V <sub>RL</sub>  | V <sub>RH</sub>     | V <sub>SSA</sub> |

**Figure 3. 81 MAPBGA Pin Assignments**

Table 3 shows the pin functions by primary and alternate purpose, and illustrates which packages contain each pin.

**Table 3. Pin Functions by Primary and Alternate Purpose**

| Pin Group        | Primary Function   | Secondary Function | Tertiary Function | Quaternary Function | Drive Strength / Control <sup>1</sup> | Slew Rate / Control <sup>1</sup> | Pull-up / Pull-down <sup>2</sup> | Pin on 100 LQFP | Pin on 81 MAPBGA | Pin on 64 LQFP/QFN |
|------------------|--------------------|--------------------|-------------------|---------------------|---------------------------------------|----------------------------------|----------------------------------|-----------------|------------------|--------------------|
| ADC              | AN7                | —                  | —                 | GPIO                | Low                                   | FAST                             | —                                | 51              | H9               | 33                 |
|                  | AN6                | —                  | —                 | GPIO                | Low                                   | FAST                             | —                                | 52              | G9               | 34                 |
|                  | AN5                | —                  | —                 | GPIO                | Low                                   | FAST                             | —                                | 53              | G8               | 35                 |
|                  | AN4                | —                  | —                 | GPIO                | Low                                   | FAST                             | —                                | 54              | F9               | 36                 |
|                  | AN3                | —                  | —                 | GPIO                | Low                                   | FAST                             | —                                | 46              | G7               | 28                 |
|                  | AN2                | —                  | —                 | GPIO                | Low                                   | FAST                             | —                                | 45              | G6               | 27                 |
|                  | AN1                | —                  | —                 | GPIO                | Low                                   | FAST                             | —                                | 44              | H6               | 26                 |
|                  | AN0                | —                  | —                 | GPIO                | Low                                   | FAST                             | —                                | 43              | J6               | 25                 |
|                  | SYNCA <sup>3</sup> | —                  | —                 | —                   | N/A                                   | N/A                              | —                                | —               | —                | —                  |
|                  | SYNCB <sup>3</sup> | —                  | —                 | —                   | N/A                                   | N/A                              | —                                | —               | —                | —                  |
|                  | VDDA               | —                  | —                 | —                   | N/A                                   | N/A                              | —                                | 50              | H8               | 32                 |
|                  | VSSA               | —                  | —                 | —                   | N/A                                   | N/A                              | —                                | 47              | H7, J9           | 29                 |
|                  | VRH                | —                  | —                 | —                   | N/A                                   | N/A                              | —                                | 49              | J8               | 31                 |
|                  | VRL                | —                  | —                 | —                   | N/A                                   | N/A                              | —                                | 48              | J7               | 30                 |
| Clock Generation | EXTAL              | —                  | —                 | —                   | N/A                                   | N/A                              | —                                | 73              | B9               | 47                 |
|                  | XTAL               | —                  | —                 | —                   | N/A                                   | N/A                              | —                                | 72              | C9               | 46                 |
|                  | VDDPLL             | —                  | —                 | —                   | N/A                                   | N/A                              | —                                | 74              | B8               | 48                 |
|                  | VSSPLL             | —                  | —                 | —                   | N/A                                   | N/A                              | —                                | 71              | C8               | 45                 |
| Debug Data       | ALLPST             | —                  | —                 | —                   | High                                  | FAST                             | —                                | 86              | A6               | 55                 |
|                  | DDATA[3:0]         | —                  | —                 | GPIO                | High                                  | FAST                             | —                                | 84,83,78,77     | —                | —                  |
|                  | PST[3:0]           | —                  | —                 | GPIO                | High                                  | FAST                             | —                                | 70,69,66,65     | —                | —                  |
| I <sup>2</sup> C | SCL                | USB_DMI            | UTXD2             | GPIO                | PDSR[0]                               | PSRR[0]                          | pull-up <sup>4</sup>             | 10              | E1               | 8                  |
|                  | SDA                | USB_DPI            | URXD2             | GPIO                | PDSR[0]                               | PSRR[0]                          | pull-up <sup>4</sup>             | 11              | E2               | 9                  |



Table 3. Pin Functions by Primary and Alternate Purpose (continued)

| Pin Group          | Primary Function   | Secondary Function | Tertiary Function | Quaternary Function | Drive Strength / Control <sup>1</sup> | Slew Rate / Control <sup>1</sup> | Pull-up / Pull-down <sup>2</sup> | Pin on 100 LQFP | Pin on 81 MAPBGA | Pin on 64 LQFP/QFN |
|--------------------|--------------------|--------------------|-------------------|---------------------|---------------------------------------|----------------------------------|----------------------------------|-----------------|------------------|--------------------|
| QSPI               | QSPI_DIN/<br>EZPD  | —                  | URXD1             | GPIO                | PDSR[2]                               | PSRR[2]                          | —                                | 16              | F3               | 12                 |
|                    | QSPI_DOUT/<br>EZPQ | —                  | UTXD1             | GPIO                | PDSR[1]                               | PSRR[1]                          | —                                | 17              | G1               | 13                 |
|                    | QSPI_CLK/<br>EZPCK | SCL                | URTS1             | GPIO                | PDSR[3]                               | PSRR[3]                          | pull-up <sup>8</sup>             | 18              | G2               | 14                 |
|                    | QSPI_CS3           | SYNCA              | —                 | GPIO                | PDSR[7]                               | PSRR[7]                          | pull-up/pull-down <sup>7</sup>   | 12              | F1               | —                  |
|                    | QSPI_CS2           | —                  | —                 | GPIO                | PDSR[6]                               | PSRR[6]                          | pull-up/pull-down <sup>7</sup>   | 13              | F2               | —                  |
|                    | QSPI_CS1           | —                  | —                 | GPIO                | PDSR[5]                               | PSRR[5]                          | —                                | 19              | H2               | —                  |
|                    | QSPI_CS0           | SDA                | UCTS1             | GPIO                | PDSR[4]                               | PSRR[4]                          | pull-up <sup>8</sup>             | 20              | H1               | 15                 |
| Reset <sup>9</sup> | RSTI               | —                  | —                 | —                   | N/A                                   | N/A                              | pull-up <sup>9</sup>             | 96              | A3               | 59                 |
|                    | RSTO               | —                  | —                 | —                   | high                                  | FAST                             | —                                | 97              | B3               | 60                 |
| Test               | TEST               | —                  | —                 | —                   | N/A                                   | N/A                              | pull-down                        | 5               | C2               | 3                  |
| Timers, 16-bit     | GPT3               | —                  | PWM7              | GPIO                | PDSR[23]                              | PSRR[23]                         | pull-up <sup>10</sup>            | 63              | D7               | —                  |
|                    | GPT2               | —                  | PWM5              | GPIO                | PDSR[22]                              | PSRR[22]                         | pull-up <sup>10</sup>            | 58              | E8               | —                  |
|                    | GPT1               | —                  | PWM3              | GPIO                | PDSR[21]                              | PSRR[21]                         | pull-up <sup>10</sup>            | 33              | J4               | —                  |
|                    | GPT0               | —                  | PWM1              | GPIO                | PDSR[20]                              | PSRR[20]                         | pull-up <sup>10</sup>            | 38              | J5               | —                  |
| Timers, 32-bit     | DTIN3              | DTOUT3             | PWM6              | GPIO                | PDSR[19]                              | PSRR[19]                         | —                                | 32              | H3               | 19                 |
|                    | DTIN2              | DTOUT2             | PWM4              | GPIO                | PDSR[18]                              | PSRR[18]                         | —                                | 31              | J3               | 18                 |
|                    | DTIN1              | DTOUT1             | PWM2              | GPIO                | PDSR[17]                              | PSRR[17]                         | —                                | 37              | G4               | 23                 |
|                    | DTIN0              | DTOUT0             | PWM0              | GPIO                | PDSR[16]                              | PSRR[16]                         | —                                | 36              | H4               | 22                 |
| UART 0             | UCTS0              | —                  | —                 | GPIO                | PDSR[11]                              | PSRR[11]                         | —                                | 6               | C1               | 4                  |
|                    | URTS0              | —                  | —                 | GPIO                | PDSR[10]                              | PSRR[10]                         | —                                | 9               | D3               | 7                  |
|                    | URXD0              | RTC_EXTAL          | —                 | GPIO                | PDSR[9]                               | PSRR[9]                          | —                                | 7               | D1               | 5                  |
|                    | UTXD0              | RTC_XTAL           | —                 | GPIO                | PDSR[8]                               | PSRR[8]                          | —                                | 8               | D2               | 6                  |

Table 3. Pin Functions by Primary and Alternate Purpose (continued)

| Pin Group | Primary Function | Secondary Function | Tertiary Function | Quaternary Function | Drive Strength / Control <sup>1</sup> | Slew Rate / Control <sup>1</sup> | Pull-up / Pull-down <sup>2</sup> | Pin on 100 LQFP                         | Pin on 81 MAPBGA         | Pin on 64 LQFP/QFN |
|-----------|------------------|--------------------|-------------------|---------------------|---------------------------------------|----------------------------------|----------------------------------|-----------------------------------------|--------------------------|--------------------|
| UART 1    | UCTS1            | SYNCA              | URXD2             | GPIO                | PDSR[15]                              | PSRR[15]                         | —                                | 98                                      | C3                       | 61                 |
|           | URTS1            | SYNCB              | UTXD2             | GPIO                | PDSR[14]                              | PSRR[14]                         | —                                | 4                                       | B1                       | 2                  |
|           | URXD1            | —                  | —                 | GPIO                | PDSR[13]                              | PSRR[13]                         | —                                | 100                                     | B2                       | 63                 |
|           | UTXD1            | —                  | —                 | GPIO                | PDSR[12]                              | PSRR[12]                         | —                                | 99                                      | A2                       | 62                 |
| UART 2    | UCTS2            | —                  | —                 | GPIO                | PDSR[27]                              | PSRR[27]                         | —                                | 27                                      | —                        | —                  |
|           | URTS2            | —                  | —                 | GPIO                | PDSR[26]                              | PSRR[26]                         | —                                | 30                                      | —                        | —                  |
|           | URXD2            | —                  | —                 | GPIO                | PDSR[25]                              | PSRR[25]                         | —                                | 28                                      | —                        | —                  |
|           | UTXD2            | —                  | —                 | GPIO                | PDSR[24]                              | PSRR[24]                         | —                                | 29                                      | —                        | —                  |
| VSTBY     | VSTBY            | —                  | —                 | —                   | N/A                                   | N/A                              | —                                | 55                                      | F8                       | 37                 |
| USB       | VDDUSB           | —                  | —                 | —                   | N/A                                   | N/A                              | —                                | 62                                      | D8                       | 43                 |
|           | VSSUSB           | —                  | —                 | —                   | N/A                                   | N/A                              | —                                | 59                                      | F7                       | 40                 |
|           | USB_DM           | —                  | —                 | —                   | N/A                                   | N/A                              | —                                | 61                                      | D9                       | 42                 |
|           | USB_DP           | —                  | —                 | —                   | N/A                                   | N/A                              | —                                | 60                                      | E9                       | 41                 |
| VDD       | VDD              | —                  | —                 | —                   | N/A                                   | N/A                              | —                                | 1,2,14,22,<br>23,34,41,<br>57,68,81,93  | D5,E3–E7,<br>F5          | 1,10,20,39,5<br>2  |
| VSS       | VSS              | —                  | —                 | —                   | N/A                                   | N/A                              | —                                | 3,15,24,25,3<br>5,42,56,<br>67,75,82,92 | A1,A9,D4,D<br>6,F4,F6,J1 | 11,21,38,<br>53,64 |

<sup>1</sup> The PDSR and PSSR registers are described in the General Purpose I/O chapter. All programmable signals default to 2 mA drive and FAST slew rate in normal (single-chip) mode.

<sup>2</sup> All signals have a pull-up in GPIO mode.

<sup>3</sup> These signals are multiplexed on other pins.

<sup>4</sup> For primary and GPIO functions only.

<sup>5</sup> Only when JTAG mode is enabled.

<sup>6</sup> CLKMOD0 and CLKMOD1 have internal pull-down resistors; however, the use of external resistors is very strongly recommended.

<sup>7</sup> When these pins are configured for USB signals, they should use the USB transceiver's internal pull-up/pull-down resistors (see the description of the OTG\_CTRL register). If these pins are not configured for USB signals, each pin should be pulled down externally using a 10 kΩ resistor.

<sup>8</sup> For secondary and GPIO functions only.

<sup>9</sup> RSTI has an internal pull-up resistor; however, the use of an external resistor is very strongly recommended.

<sup>10</sup> For GPIO function. Primary Function has pull-up control within the GPT module.



## 1.3 Reset Signals

Table 4 describes signals used to reset the chip or as a reset indication.

**Table 4. Reset Signals**

| Signal Name | Abbreviation             | Function                                                                                                                                          | I/O |
|-------------|--------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| Reset In    | $\overline{\text{RSTI}}$ | Primary reset input to the device. Asserting $\overline{\text{RSTI}}$ for at least 8 CPU clock cycles immediately resets the CPU and peripherals. | I   |
| Reset Out   | $\overline{\text{RSTO}}$ | Driven low for 1024 CPU clocks after the reset source has deasserted.                                                                             | O   |

## 1.4 PLL and Clock Signals

Table 5 describes signals used to support the on-chip clock generation circuitry.

**Table 5. PLL and Clock Signals**

| Signal Name       | Abbreviation | Function                                                                                                     | I/O |
|-------------------|--------------|--------------------------------------------------------------------------------------------------------------|-----|
| External Clock In | EXTAL        | Crystal oscillator or external clock input except when the on-chip relaxation oscillator is used.            | I   |
| Crystal           | XTAL         | Crystal oscillator output except when CLKMOD0=0, then sampled as part of the clock mode selection mechanism. | O   |
| Clock Out         | CLKOUT       | This output signal reflects the internal system clock.                                                       | O   |

## 1.5 Mode Selection

Table 6 describes signals used in mode selection; Table 7 describes the particular clocking modes.

**Table 6. Mode Selection Signals**

| Signal Name          | Abbreviation | Function                                                                                                                                                                                                                                                            | I/O |
|----------------------|--------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| Clock Mode Selection | CLKMOD[1:0]  | Selects the clock boot mode.                                                                                                                                                                                                                                        | I   |
| Reset Configuration  | RCON         | The Serial Flash Programming mode is entered by asserting the $\overline{\text{RCON}}$ pin (with the TEST pin negated) as the chip comes out of reset. During this mode, the EzPort has access to the flash memory which can be programmed from an external device. |     |
| Test                 | TEST         | Reserved for factory testing only and in normal modes of operation should be connected to VSS to prevent unintentional activation of test functions.                                                                                                                | I   |

**Table 7. Clocking Modes**

| CLKMOD[1:0] | XTAL | Configure the clock mode.                         |
|-------------|------|---------------------------------------------------|
| 00          | 0    | PLL disabled, clock driven by external oscillator |
| 00          | 1    | PLL disabled, clock driven by on-chip oscillator  |

Table 7. Clocking Modes (continued)

| CLKMOD[1:0] | XTAL | Configure the clock mode.                                            |
|-------------|------|----------------------------------------------------------------------|
| 01          | N/A  | PLL disabled, clock driven by crystal                                |
| 10          | 0    | PLL in normal mode, clock driven by external oscillator <sup>1</sup> |
| 10          | 1    | Reserved <sup>2</sup>                                                |
| 11          | N/A  | PLL in normal mode, clock driven by crystal                          |

<sup>1</sup> The PLL pre-divider (CCHR+1) reset value is 6 and the PLL input reference range is 2–10 MHz, so in order to boot with the PLL enabled, the external clock or crystal frequency needs to be greater than 12 MHz. MCF5221x devices cannot boot with PLL enabled from an external clock or crystal oscillator with frequency less than 12 MHz. This constraint does not apply to booting with PLL disabled.

<sup>2</sup> Cannot boot from the Internal 8 MHz Relaxation oscillator with the PLL enabled. Refer Note1. Thus this mode has been removed from the table.

## 1.6 External Interrupt Signals

Table 8 describes the external interrupt signals.

Table 8. External Interrupt Signals

| Signal Name         | Abbreviation                 | Function                    | I/O |
|---------------------|------------------------------|-----------------------------|-----|
| External Interrupts | $\overline{\text{IRQ}}[7:1]$ | External interrupt sources. | I   |

## 1.7 Queued Serial Peripheral Interface (QSPI)

Table 9 describes the QSPI signals.

Table 9. Queued Serial Peripheral Interface (QSPI) Signals

| Signal Name                         | Abbreviation | Function                                                                                                             | I/O |
|-------------------------------------|--------------|----------------------------------------------------------------------------------------------------------------------|-----|
| QSPI Synchronous Serial Output      | QSPI_DOUT    | Provides the serial data from the QSPI and can be programmed to be driven on the rising or falling edge of QSPI_CLK. | O   |
| QSPI Synchronous Serial Data Input  | QSPI_DIN     | Provides the serial data to the QSPI and can be programmed to be sampled on the rising or falling edge of QSPI_CLK.  | I   |
| QSPI Serial Clock                   | QSPI_CLK     | Provides the serial clock from the QSPI. The polarity and phase of QSPI_CLK are programmable.                        | O   |
| Synchronous Peripheral Chip Selects | QSPI_CS[3:0] | QSPI peripheral chip select; can be programmed to be active high or low.                                             | O   |

## 1.8 USB On-the-Go

This device is compliant with industry standard USB 2.0 specification.

## 1.9 I<sup>2</sup>C I/O Signals

Table 10 describes the I<sup>2</sup>C serial interface module signals.

**Table 16. Debug Support Signals (continued)**

| Signal Name                  | Abbreviation             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | I/O |
|------------------------------|--------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| Test Data Output             | TDO                      | Serial output for test instructions and data. TDO is tri-stateable and is actively driven in the shift-IR and shift-DR controller states. TDO changes on the falling edge of TCLK.                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | O   |
| Development Serial Clock     | DSCLK                    | Development Serial Clock - Internally synchronized input. (The logic level on DSCLK is validated if it has the same value on two consecutive rising bus clock edges.) Clocks the serial communication port to the debug module during packet transfers. Maximum frequency is PSTCLK/5. At the synchronized rising edge of DSCLK, the data input on DSI is sampled and DSO changes state.                                                                                                                                                                                                                                                                      | I   |
| Breakpoint                   | $\overline{\text{BKPT}}$ | Breakpoint - Input used to request a manual breakpoint. Assertion of $\overline{\text{BKPT}}$ puts the processor into a halted state after the current instruction completes. Halt status is reflected on processor status/debug data signals (PST[3:0] and PSTDDATA[7:0]) as the value 0xF. If CSR[BKD] is set (disabling normal $\overline{\text{BKPT}}$ functionality), asserting $\overline{\text{BKPT}}$ generates a debug interrupt exception in the processor.                                                                                                                                                                                         | I   |
| Development Serial Input     | DSI                      | Development Serial Input - Internally synchronized input that provides data input for the serial communication port to the debug module, after the DSCLK has been seen as high (logic 1).                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | I   |
| Development Serial Output    | DSO                      | Development Serial Output - Provides serial output communication for debug module responses. DSO is registered internally. The output is delayed from the validation of DSCLK high.                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | O   |
| Debug Data                   | DDATA[3:0]               | Display captured processor data and breakpoint status. The CLKOUT signal can be used by the development system to know when to sample DDATA[3:0].                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | O   |
| Processor Status Clock       | PSTCLK                   | Processor Status Clock - Delayed version of the processor clock. Its rising edge appears in the center of valid PST and DDATA output. PSTCLK indicates when the development system should sample PST and DDATA values.<br>If real-time trace is not used, setting CSR[PCD] keeps PSTCLK, and PST and DDATA outputs from toggling without disabling triggers. Non-quiescent operation can be reenabled by clearing CSR[PCD], although the external development systems must resynchronize with the PST and DDATA outputs.<br>PSTCLK starts clocking only when the first non-zero PST value (0xC, 0xD, or 0xF) occurs during system reset exception processing. | O   |
| Processor Status Outputs     | PST[3:0]                 | Indicate core status. Debug mode timing is synchronous with the processor clock; status is unrelated to the current bus transfer. The CLKOUT signal can be used by the development system to know when to sample PST[3:0].                                                                                                                                                                                                                                                                                                                                                                                                                                    | O   |
| All Processor Status Outputs | ALLPST                   | Logical AND of PST[3:0]. The CLKOUT signal can be used by the development system to know when to sample ALLPST.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | O   |

## 1.16 EzPort Signal Descriptions

Table 17 contains a list of EzPort external signals.

**Table 17. EzPort Signal Descriptions**

| Signal Name            | Abbreviation | Function                                                          | I/O |
|------------------------|--------------|-------------------------------------------------------------------|-----|
| EzPort Clock           | EZPCK        | Shift clock for EzPort transfers.                                 | I   |
| EzPort Chip Select     | EZPCS        | Chip select for signalling the start and end of serial transfers. | I   |
| EzPort Serial Data In  | EZPD         | EZPD is sampled on the rising edge of EZPCK.                      | I   |
| EzPort Serial Data Out | EZPQ         | EZPQ transitions on the falling edge of EZPCK.                    | O   |

## 1.17 Power and Ground Pins

The pins described in [Table 18](#) provide system power and ground to the chip. Multiple pins are provided for adequate current capability. All power supply pins must have adequate bypass capacitance for high-frequency noise suppression.

**Table 18. Power and Ground Pins**

| Signal Name       | Abbreviation      | Function                                                                                                                                          |
|-------------------|-------------------|---------------------------------------------------------------------------------------------------------------------------------------------------|
| PLL Analog Supply | VDDPLL,<br>VSSPLL | Dedicated power supply signals to isolate the sensitive PLL analog circuitry from the normal levels of noise present on the digital power supply. |
| Positive Supply   | VDD               | These pins supply positive power to the core logic.                                                                                               |
| Ground            | VSS               | This pin is the negative supply (ground) to the chip.                                                                                             |

## 2.3 Thermal Characteristics

Table 22 lists thermal resistance values.

**Table 22. Thermal Characteristics**

|           | Characteristic                          |                         | Symbol         | Value             | Unit |
|-----------|-----------------------------------------|-------------------------|----------------|-------------------|------|
| 100 LQFP  | Junction to ambient, natural convection | Single layer board (1s) | $\theta_{JA}$  | 53 <sup>1,2</sup> | °C/W |
|           | Junction to ambient, natural convection | Four layer board (2s2p) | $\theta_{JA}$  | 39 <sup>1,3</sup> | °C/W |
|           | Junction to ambient, (@200 ft/min)      | Single layer board (1s) | $\theta_{JMA}$ | 42 <sup>1,3</sup> | °C/W |
|           | Junction to ambient, (@200 ft/min)      | Four layer board (2s2p) | $\theta_{JMA}$ | 33 <sup>1,3</sup> | °C/W |
|           | Junction to board                       | —                       | $\theta_{JB}$  | 25 <sup>4</sup>   | °C/W |
|           | Junction to case                        | —                       | $\theta_{JC}$  | 9 <sup>5</sup>    | °C/W |
|           | Junction to top of package              | Natural convection      | $\Psi_{jt}$    | 2 <sup>6</sup>    | °C/W |
|           | Maximum operating junction temperature  | —                       | $T_j$          | 105               | °C   |
| 81 MAPBGA | Junction to ambient, natural convection | Single layer board (1s) | $\theta_{JA}$  | 61 <sup>1,2</sup> | °C/W |
|           | Junction to ambient, natural convection | Four layer board (2s2p) | $\theta_{JA}$  | 35 <sup>2,3</sup> | °C/W |
|           | Junction to ambient, (@200 ft/min)      | Single layer board (1s) | $\theta_{JMA}$ | 50 <sup>2,3</sup> | °C/W |
|           | Junction to ambient, (@200 ft/min)      | Four layer board (2s2p) | $\theta_{JMA}$ | 31 <sup>2,3</sup> | °C/W |
|           | Junction to board                       | —                       | $\theta_{JB}$  | 20 <sup>4</sup>   | °C/W |
|           | Junction to case                        | —                       | $\theta_{JC}$  | 12 <sup>5</sup>   | °C/W |
|           | Junction to top of package              | Natural convection      | $\Psi_{jt}$    | 2 <sup>6</sup>    | °C/W |
|           | Maximum operating junction temperature  | —                       | $T_j$          | 105               | °C   |
| 64 LQFP   | Junction to ambient, natural convection | Single layer board (1s) | $\theta_{JA}$  | 62 <sup>1,2</sup> | °C/W |
|           | Junction to ambient, natural convection | Four layer board (2s2p) | $\theta_{JA}$  | 43 <sup>1,3</sup> | °C/W |
|           | Junction to ambient (@200 ft/min)       | Single layer board (1s) | $\theta_{JMA}$ | 50 <sup>1,3</sup> | °C/W |
|           | Junction to ambient (@200 ft/min)       | Four layer board (2s2p) | $\theta_{JMA}$ | 36 <sup>1,3</sup> | °C/W |
|           | Junction to board                       | —                       | $\theta_{JB}$  | 26 <sup>4</sup>   | °C/W |
|           | Junction to case                        | —                       | $\theta_{JC}$  | 9 <sup>5</sup>    | °C/W |
|           | Junction to top of package              | Natural convection      | $\Psi_{jt}$    | 2 <sup>6</sup>    | °C/W |
|           | Maximum operating junction temperature  | —                       | $T_j$          | 105               | °C   |
| 64 QFN    | Junction to ambient, natural convection | Single layer board (1s) | $\theta_{JA}$  | 68 <sup>1,2</sup> | °C/W |
|           | Junction to ambient, natural convection | Four layer board (2s2p) | $\theta_{JA}$  | 24 <sup>1,3</sup> | °C/W |
|           | Junction to ambient (@200 ft/min)       | Single layer board (1s) | $\theta_{JMA}$ | 55 <sup>1,3</sup> | °C/W |
|           | Junction to ambient (@200 ft/min)       | Four layer board (2s2p) | $\theta_{JMA}$ | 19 <sup>1,3</sup> | °C/W |
|           | Junction to board                       | —                       | $\theta_{JB}$  | 8 <sup>4</sup>    | °C/W |
|           | Junction to case (bottom)               | —                       | $\theta_{JC}$  | 0.6 <sup>5</sup>  | °C/W |
|           | Junction to top of package              | Natural convection      | $\Psi_{jt}$    | 3 <sup>6</sup>    | °C/W |
|           | Maximum operating junction temperature  | —                       | $T_j$          | 105               | °C   |

**Table 24. SGFM Flash Module Life Characteristics**

( $V_{DD} = 3.0$  to  $3.6$  V)

| Parameter                                                                     | Symbol    | Value               | Unit   |
|-------------------------------------------------------------------------------|-----------|---------------------|--------|
| Maximum number of guaranteed program/erase cycles <sup>1</sup> before failure | P/E       | 10,000 <sup>2</sup> | Cycles |
| Data retention at average operating temperature of 85°C                       | Retention | 10                  | Years  |

<sup>1</sup> A program/erase cycle is defined as switching the bits from 1 → 0 → 1.

<sup>2</sup> Reprogramming of a flash memory array block prior to erase is not required.

## 2.5 EzPort Electrical Specifications

**Table 25. EzPort Electrical Specifications**

| Name | Characteristic                                         | Min                | Max           | Unit |
|------|--------------------------------------------------------|--------------------|---------------|------|
| EP1  | EPCK frequency of operation (all commands except READ) | —                  | $f_{sys} / 2$ | MHz  |
| EP1a | EPCK frequency of operation (READ command)             | —                  | $f_{sys} / 8$ | MHz  |
| EP2  | EPCS_b negation to next EPCS_b assertion               | $2 \times T_{cyc}$ | —             | ns   |
| EP3  | EPCS_B input valid to EPCK high (setup)                | 5                  | —             | ns   |
| EP4  | EPCK high to EPCS_B input invalid (hold)               | 5                  | —             | ns   |
| EP5  | EPD input valid to EPCK high (setup)                   | 2                  | —             | ns   |
| EP6  | EPCK high to EPD input invalid (hold)                  | 5                  | —             | ns   |
| EP7  | EPCK low to EPQ output valid (out setup)               | —                  | 12            | ns   |
| EP8  | EPCK low to EPQ output invalid (out hold)              | 0                  | —             | ns   |
| EP9  | EPCS_B negation to EPQ tri-state                       | —                  | 12            | ns   |

## Electrical Characteristics

Figure 7 shows timing for the values in Table 32 and Table 33.




Figure 7. I²C Input/Output Timings

## 2.13 Analog-to-Digital Converter (ADC) Parameters

Table 34 lists specifications for the analog-to-digital converter.

Table 34. ADC Parameters<sup>1</sup>

| Name                | Characteristic                                                      | Min               | Typical       | Max               | Unit                                 |
|---------------------|---------------------------------------------------------------------|-------------------|---------------|-------------------|--------------------------------------|
| V <sub>REFL</sub>   | Low reference voltage                                               | V <sub>SS</sub>   | —             | V <sub>REFH</sub> | V                                    |
| V <sub>REFH</sub>   | High reference voltage                                              | V <sub>REFL</sub> | —             | V <sub>DDA</sub>  | V                                    |
| V <sub>DDA</sub>    | ADC analog supply voltage                                           | 3.0               | 3.3           | 3.6               | V                                    |
| V <sub>ADIN</sub>   | Input voltages                                                      | V <sub>REFL</sub> | —             | V <sub>REFH</sub> | V                                    |
| RES                 | Resolution                                                          | 12                | —             | 12                | Bits                                 |
| INL                 | Integral non-linearity (full input signal range) <sup>2</sup>       | —                 | ±2.5          | ±3                | LSB <sup>3</sup>                     |
| INL                 | Integral non-linearity (10% to 90% input signal range) <sup>4</sup> | —                 | ±2.5          | ±3                | LSB                                  |
| DNL                 | Differential non-linearity                                          | —                 | -1 < DNL < +1 | <+1               | LSB                                  |
| Monotonicity        |                                                                     | GUARANTEED        |               |                   |                                      |
| f <sub>ADIC</sub>   | ADC internal clock                                                  | 0.1               | —             | 5.0               | MHz                                  |
| R <sub>AD</sub>     | Conversion range                                                    | V <sub>REFL</sub> | —             | V <sub>REFH</sub> | V                                    |
| t <sub>ADPU</sub>   | ADC power-up time <sup>5</sup>                                      | —                 | 6             | 13                | t <sub>AIC</sub> cycles <sup>6</sup> |
| t <sub>REC</sub>    | Recovery from auto standby                                          | —                 | 0             | 1                 | t <sub>AIC</sub> cycles              |
| t <sub>ADC</sub>    | Conversion time                                                     | —                 | 6             | —                 | t <sub>AIC</sub> cycles              |
| t <sub>ADS</sub>    | Sample time                                                         | —                 | 1             | —                 | t <sub>AIC</sub> cycles              |
| C <sub>ADI</sub>    | Input capacitance                                                   | —                 | See Figure 8  | —                 | pF                                   |
| X <sub>IN</sub>     | Input impedance                                                     | —                 | See Figure 8  | —                 | W                                    |
| I <sub>ADI</sub>    | Input injection current <sup>7</sup> , per pin                      | —                 | —             | 3                 | mA                                   |
| I <sub>VREFH</sub>  | V <sub>REFH</sub> current                                           | —                 | 0             | —                 | mA                                   |
| V <sub>OFFSET</sub> | Offset voltage internal reference                                   | —                 | ±8            | ±15               | mV                                   |
| E <sub>GAIN</sub>   | Gain error (transfer path)                                          | .99               | 1             | 1.01              | —                                    |
| V <sub>OFFSET</sub> | Offset voltage external reference                                   | —                 | ±3            | 9                 | mV                                   |
| SNR                 | Signal-to-noise ratio                                               | —                 | 62 to 66      | —                 | dB                                   |


Table 34. ADC Parameters<sup>1</sup> (continued)

| Name  | Characteristic                  | Min | Typical    | Max | Unit |
|-------|---------------------------------|-----|------------|-----|------|
| THD   | Total harmonic distortion       | —   | –75        | —   | dB   |
| SFDR  | Spurious free dynamic range     | —   | 67 to 70.3 | —   | dB   |
| SINAD | Signal-to-noise plus distortion | —   | 61 to 63.9 | —   | dB   |
| ENOB  | Effective number of bits        | 9.1 | 10.6       | —   | Bits |

- <sup>1</sup> All measurements are preliminary pending full characterization, and made at  $V_{DD} = 3.3V$ ,  $V_{REFH} = 3.3V$ , and  $V_{REFL} = \text{ground}$
- <sup>2</sup> INL measured from  $V_{IN} = V_{REFL}$  to  $V_{IN} = V_{REFH}$
- <sup>3</sup> LSB = Least Significant Bit
- <sup>4</sup> INL measured from  $V_{IN} = 0.1V_{REFH}$  to  $V_{IN} = 0.9V_{REFH}$
- <sup>5</sup> Includes power-up of ADC and  $V_{REF}$
- <sup>6</sup> ADC clock cycles
- <sup>7</sup> Current that can be injected or sourced from an unselected ADC signal input without impacting the performance of the ADC

## 2.14 Equivalent Circuit for ADC Inputs

Figure 8 shows the ADC input circuit during sample and hold. S1 and S2 are always open/closed at the same time that S3 is closed/open. When S1/S2 are closed & S3 is open, one input of the sample and hold circuit moves to  $(V_{REFH} - V_{REFL})/2$ , while the other charges to the analog input voltage. When the switches are flipped, the charge on C1 and C2 are averaged via S3, with the result that a single-ended analog input is switched to a differential voltage centered about  $(V_{REFH} - V_{REFL})/2$ . The switches switch on every cycle of the ADC clock (open one-half ADC clock, closed one-half ADC clock). There are additional capacitances associated with the analog input pad, routing, etc., but these do not filter into the S/H output voltage, as S1 provides isolation during the charge-sharing phase. One aspect of this circuit is that there is an on-going input current, which is a function of the analog input voltage,  $V_{REF}$  and the ADC clock frequency.



1. Parasitic capacitance due to package, pin-to-pin and pin-to-package base coupling; 1.8pF
2. Parasitic capacitance due to the chip bond pad, ESD protection devices and signal routing; 2.04pF
3. Equivalent resistance for the channel select mux; 100  $\Omega$ s
4. Sampling capacitor at the sample and hold circuit. Capacitor C1 is normally disconnected from the input and is only connected to it at sampling time; 1.4pF
5. Equivalent input impedance, when the input is selected = 
$$\frac{1}{(\text{ADC Clock Rate}) \times (1.4 \times 10^{-12})}$$

Figure 8. Equivalent Circuit for A/D Loading

Table 37. JTAG and Boundary Scan Timing

| Num | Characteristics <sup>1</sup>                                | Symbol              | Min                       | Max | Unit               |
|-----|-------------------------------------------------------------|---------------------|---------------------------|-----|--------------------|
| J1  | TCLK frequency of operation                                 | $f_{\text{JCYC}}$   | DC                        | 1/4 | $f_{\text{sys/2}}$ |
| J2  | TCLK cycle period                                           | $t_{\text{JCYC}}$   | $4 \times t_{\text{CYC}}$ | —   | ns                 |
| J3  | TCLK clock pulse width                                      | $t_{\text{JCW}}$    | 26                        | —   | ns                 |
| J4  | TCLK rise and fall times                                    | $t_{\text{JCRF}}$   | 0                         | 3   | ns                 |
| J5  | Boundary scan input data setup time to TCLK rise            | $t_{\text{BSDST}}$  | 4                         | —   | ns                 |
| J6  | Boundary scan input data hold time after TCLK rise          | $t_{\text{BSDHT}}$  | 26                        | —   | ns                 |
| J7  | TCLK low to boundary scan output data valid                 | $t_{\text{BSDV}}$   | 0                         | 33  | ns                 |
| J8  | TCLK low to boundary scan output high Z                     | $t_{\text{BSDZ}}$   | 0                         | 33  | ns                 |
| J9  | TMS, TDI input data setup time to TCLK rise                 | $t_{\text{TAPBST}}$ | 4                         | —   | ns                 |
| J10 | TMS, TDI Input data hold time after TCLK rise               | $t_{\text{TAPBHT}}$ | 10                        | —   | ns                 |
| J11 | TCLK low to TDO data valid                                  | $t_{\text{TDODV}}$  | 0                         | 26  | ns                 |
| J12 | TCLK low to TDO high Z                                      | $t_{\text{TDODZ}}$  | 0                         | 8   | ns                 |
| J13 | $\overline{\text{TRST}}$ assert time                        | $t_{\text{TRSTAT}}$ | 100                       | —   | ns                 |
| J14 | $\overline{\text{TRST}}$ setup time (negation) to TCLK high | $t_{\text{TRSTST}}$ | 10                        | —   | ns                 |

<sup>1</sup> JTAG\_EN is expected to be a static signal. Hence, it is not associated with any timing.




Figure 10. Test Clock Input Timing

Figure 15 shows BDM serial port AC timing for the values in Table 38.




Figure 15. BDM Serial Port AC Timing

### 3 Mechanical Outline Drawings

This section describes the physical properties of the device and its derivatives.

[illegible]

|                                                                       |  |                            |  |                            |  |
|-----------------------------------------------------------------------|--|----------------------------|--|----------------------------|--|
| © FREESCALE SEMICONDUCTOR, INC.<br>ALL RIGHTS RESERVED.               |  | MECHANICAL OUTLINE         |  | PRINT VERSION NOT TO SCALE |  |
| TITLE:<br>64LD LQFP,<br>10 X 10 X 1.4 PKG,<br>0.5 PITCH, CASE OUTLINE |  | DOCUMENT NO: 98ASS23234W   |  | REV: D                     |  |
|                                                                       |  | CASE NUMBER: 840F-02       |  | 06 APR 2005                |  |
|                                                                       |  | STANDARD: JEDEC MS-026 BCD |  |                            |  |

