



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	Coldfire V2
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	I ² C, SPI, UART/USART, USB OTG
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	55
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	81-LBGA
Supplier Device Package	81-MAPBGA (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf52211cvm80j



Table of Contents

1	Famil	y Configurations3		2.4	Flash Memory Characteristics	29
	1.1	Block Diagram3		2.5	EzPort Electrical Specifications	30
	1.2	Features		2.6	ESD Protection	31
	1.3	Reset Signals		2.7	DC Electrical Specifications	31
	1.4	PLL and Clock Signals		2.8	Clock Source Electrical Specifications	32
	1.5	Mode Selection		2.9	USB Operation	33
	1.6	External Interrupt Signals		2.10	General Purpose I/O Timing	33
	1.7	Queued Serial Peripheral Interface (QSPI)21		2.11	Reset Timing	34
	1.8	USB On-the-Go21		2.12	I ² C Input/Output Timing Specifications	35
	1.9	I ² C I/O Signals		2.13	Analog-to-Digital Converter (ADC) Parameters	36
	1.10	UART Module Signals22		2.14	Equivalent Circuit for ADC Inputs	37
	1.11	DMA Timer Signals		2.15	DMA Timers Timing Specifications	38
	1.12	ADC Signals		2.16	QSPI Electrical Specifications	38
	1.13	General Purpose Timer Signals		2.17	JTAG and Boundary Scan Timing	38
	1.14	Pulse Width Modulator Signals		2.18	Debug AC Timing Specifications	41
	1.15	Debug Support Signals23	3	Mech	nanical Outline Drawings	42
	1.16	EzPort Signal Descriptions		3.1	64-pin LQFP Package	43
	1.17	Power and Ground Pins		3.2	64 QFN Package	46
2	Elect	rical Characteristics26		3.3	81 MAPBGA Package	50
	2.1	Maximum Ratings		3.4	100-pin LQFP Package	52
	2.2	Current Consumption	4	Revis	sion History	54
	2.3	Thermal Characteristics				



1.1 Block Diagram

Figure 1 shows a top-level block diagram of the device. Package options for this family are described later in this document.




Figure 1. Block Diagram



1.2 Features

1.2.1 Feature Overview

The MCF52211 family includes the following features:

- Version 2 ColdFire variable-length RISC processor core
 - Static operation
 - 32-bit address and data paths on-chip
 - Up to 80 MHz processor core frequency
 - 40 MHz and 33 MHz off-platform bus frequency
 - Sixteen general-purpose, 32-bit data and address registers
 - Implements ColdFire ISA_A with extensions to support the user stack pointer register and four new instructions for improved bit processing (ISA_A+)
 - Multiply-Accumulate (MAC) unit with 32-bit accumulator to support $16\times16 \rightarrow 32$ or $32\times32 \rightarrow 32$ operations
- System debug support
 - Real-time trace for determining dynamic execution path
 - Background debug mode (BDM) for in-circuit debugging (DEBUG B+)
 - Real-time debug support, with six hardware breakpoints (4 PC, 1 address and 1 data) configurable into a 1- or 2-level trigger
- On-chip memories
 - Up to 16-Kbyte dual-ported SRAM on CPU internal bus, supporting core and DMA access with standby power supply support
 - Up to 128 Kbytes of interleaved flash memory supporting 2-1-1-1 accesses
- Power management
 - Fully static operation with processor sleep and whole chip stop modes
 - Rapid response to interrupts from the low-power sleep mode (wake-up feature)
 - Clock enable/disable for each peripheral when not used (except backup watchdog timer)
 - Software controlled disable of external clock output for low-power consumption
- Universal Serial Bus On-The-Go (USB OTG) dual-mode host and device controller
 - Full-speed / low-speed host controller
 - USB 1.1 and 2.0 compliant full-speed / low speed device controller
 - 16 bidirectional end points
 - DMA or FIFO data stream interfaces
 - Low power consumption
 - OTG protocol logic
- Three universal asynchronous/synchronous receiver transmitters (UARTs)
 - 16-bit divider for clock generation
 - Interrupt control logic with maskable interrupts
 - DMA support
 - Data formats can be 5, 6, 7 or 8 bits with even, odd, or no parity
 - Up to two stop bits in 1/16 increments
 - Error-detection capabilities
 - Modem support includes request-to-send (RTS) and clear-to-send (CTS) lines for two UARTs
 - Transmit and receive FIFO buffers
- Two I²C modules



The full debug/trace interface is available only on the 100-pin packages. However, every product features the dedicated debug serial communication channel (DSI, DSO, DSCLK) and the ALLPST signal.

1.2.4 JTAG

The processor supports circuit board test strategies based on the Test Technology Committee of IEEE and the Joint Test Action Group (JTAG). The test logic includes a test access port (TAP) consisting of a 16-state controller, an instruction register, and three test registers (a 1-bit bypass register, a 256-bit boundary-scan register, and a 32-bit ID register). The boundary scan register links the device's pins into one shift register. Test logic, implemented using static logic design, is independent of the device system logic.

The device implementation can:

- Perform boundary-scan operations to test circuit board electrical continuity
- · Sample system pins during operation and transparently shift out the result in the boundary scan register
- Bypass the device for a given circuit board test by effectively reducing the boundary-scan register to a single bit
- Disable the output drive to pins during circuit-board testing
- Drive output pins to stable levels

1.2.5 On-Chip Memories

1.2.5.1 SRAM

The dual-ported SRAM module provides a general-purpose 8- or 16-Kbyte memory block that the ColdFire core can access in a single cycle. The location of the memory block can be set to any 8- or 16-Kbyte boundary within the 4-Gbyte address space. This memory is ideal for storing critical code or data structures and for use as the system stack. Because the SRAM module is physically connected to the processor's high-speed local bus, it can quickly service core-initiated accesses or memory-referencing commands from the debug module.

The SRAM module is also accessible by the DMA. The dual-ported nature of the SRAM makes it ideal for implementing applications with double-buffer schemes, where the processor and a DMA device operate in alternate regions of the SRAM to maximize system performance.

1.2.5.2 Flash Memory

The ColdFire flash module (CFM) is a non-volatile memory (NVM) module that connects to the processor's high-speed local bus. The CFM is constructed with up to four banks of 16-Kbyte×16-bit flash memory arrays to generate up to 128 Kbytes of 32-bit flash memory. These electrically erasable and programmable arrays serve as non-volatile program and data memory. The flash memory is ideal for program and data storage for single-chip applications, allowing for field reprogramming without requiring an external high voltage source. The CFM interfaces to the ColdFire core through an optimized read-only memory controller that supports interleaved accesses from the 2-cycle flash memory arrays. A backdoor mapping of the flash memory is used for all program, erase, and verify operations, as well as providing a read datapath for the DMA. Flash memory may also be programmed via the EzPort, which is a serial flash memory programming interface that allows the flash memory to be read, erased and programmed by an external controller in a format compatible with most SPI bus flash memory chips.

1.2.6 Power Management

The device incorporates several low-power modes of operation entered under program control and exited by several external trigger events. An integrated power-on reset (POR) circuit monitors the input supply and forces an MCU reset as the supply voltage rises. The low voltage detector (LVD) monitors the supply voltage and is configurable to force a reset or interrupt condition if it falls below the LVD trip point. The RAM standby switch provides power to RAM when the supply voltage to the chip falls below the standby battery voltage.



Table 2. Orderable Part Number Summary (continued)

Freescale Part Number	Description	Speed (MHz)	Flash/SRAM (Kbytes)	Package	Temp range (°C)
MCF52211CVM66	MCF52211 Microcontroller, 2 UARTs	66	128 / 16	81 MAPBGA	-40 to +85
MCF52211CVM80	MCF52211 Microcontroller, 2 UARTs	80	128 / 16	81 MAPBGA	-40 to +85
MCF52212CAE50	MCF52212 Microcontroller, 2 UARTs	50	64 / 8	64 LQFP	-40 to +85
MCF52212AE50	MCF52212 Microcontroller, 2 UARTs	50	64 / 8	64 LQFP	0 to +70
MCF52213CAE50	MCF52213 Microcontroller, 2 UARTs	50	128 / 8	64 LQFP	-40 to +85
MCF52213AE50	MCF52213 Microcontroller, 2 UARTs	50	128 / 8	64 LQFP	0 to +70

MCF52211 ColdFire Microcontroller, Rev. 2



17

Table 3 shows the pin functions by primary and alternate purpose, and illustrates which packages contain each pin.

Table 3. Pin Functions by Primary and Alternate Purpose

Pin Group	Primary Function	Secondary Function	Tertiary Function	Quaternary Function	Drive Strength / Control ¹	Slew Rate / Control ¹	Pull-up / Pull-down ²	Pin on 100 LQFP	Pin on 81 MAPBGA	Pin on 64 LQFP/QFN
ADC	AN7	_		GPIO	Low	FAST	_	51	H9	33
	AN6	_	_	GPIO	Low	FAST	_	52	G9	34
	AN5	_	_	GPIO	Low	FAST	_	53	G8	35
	AN4	_		GPIO	Low	FAST	_	54	F9	36
	AN3	_		GPIO	Low	FAST	_	46	G7	28
	AN2	_	_	GPIO	Low	FAST	_	45	G6	27
	AN1	_		GPIO	Low	FAST	_	44	H6	26
	AN0	_		GPIO	Low	FAST	_	43	J6	25
	SYNCA ³	_	_	_	N/A	N/A	_	_	_	_
	SYNCB ³	_		_	N/A	N/A	_	_	_	_
	VDDA	_		_	N/A	N/A	_	50	H8	32
	VSSA	_		_	N/A	N/A	_	47	H7, J9	29
	VRH	_		_	N/A	N/A	_	49	J8	31
	VRL	_		_	N/A	N/A	_	48	J7	30
Clock	EXTAL	_		_	N/A	N/A	_	73	В9	47
Generation	XTAL	_		_	N/A	N/A	_	72	C9	46
	VDDPLL	_		_	N/A	N/A	_	74	B8	48
	VSSPLL	_		_	N/A	N/A	_	71	C8	45
Debug Data	ALLPST	_		_	High	FAST	_	86	A6	55
	DDATA[3:0]	_		GPIO	High	FAST	_	84,83,78,77		_
	PST[3:0]	_	_	GPIO	High	FAST	_	70,69,66,65	_	_
I ² C	SCL	USB_DMI	UTXD2	GPIO	PDSR[0]	PSRR[0]	pull-up ⁴	10	E1	8
	SDA	USB_DPI	URXD2	GPIO	PDSR[0]	PSRR[0]	pull-up ⁴	11	E2	9



Table 7. Clocking Modes (continued)

CLKMOD[1:0]	XTAL	Configure the clock mode.
01	N/A	PLL disabled, clock driven by crystal
10	0	PLL in normal mode, clock driven by external oscillator ¹
10	1	Reserved ²
11	N/A	PLL in normal mode, clock driven by crystal

The PLL pre-divider (CCHR+1) reset value is 6 and the PLL input reference range is 2–10 MHz, so in order to boot with the PLL enabled, the external clock or crystal frequency needs to be greater than 12 MHz. MCF5221x devices cannot boot with PLL enabled from an external clock or crystal oscillator with frequency less than 12 MHz. This constraint does not apply to booting with PLL disabled.

1.6 External Interrupt Signals

Table 8 describes the external interrupt signals.

Table 8. External Interrupt Signals

Signal Name	Abbreviation	Function	I/O
External Interrupts	ĪRQ[7:1]	External interrupt sources.	I

1.7 Queued Serial Peripheral Interface (QSPI)

Table 9 describes the QSPI signals.

Table 9. Queued Serial Peripheral Interface (QSPI) Signals

Signal Name	Abbreviation	Function	I/O
QSPI Synchronous Serial Output		Provides the serial data from the QSPI and can be programmed to be driven on the rising or falling edge of QSPI_CLK.	0
QSPI Synchronous Serial Data Input	QSPI_DIN	Provides the serial data to the QSPI and can be programmed to be sampled on the rising or falling edge of QSPI_CLK.	-
QSPI Serial Clock	QSPI_CLK	Provides the serial clock from the QSPI. The polarity and phase of QSPI_CLK are programmable.	0
Synchronous Peripheral Chip Selects	QSPI_CS[3:0]	QSPI peripheral chip select; can be programmed to be active high or low.	0

1.8 USB On-the-Go

This device is compliant with industry standard USB 2.0 specification.

1.9 I²C I/O Signals

Table 10 describes the I²C serial interface module signals.

² Cannot boot from the Internal 8 MHz Relaxation oscillator with the PLL enabled. Refer Note1. Thus this mode has been removed from the table.



Table 16. Debug Support Signals (continued)

Signal Name	Abbreviation	Function	I/O
Test Data Output	TDO	Serial output for test instructions and data. TDO is tri-stateable and is actively driven in the shift-IR and shift-DR controller states. TDO changes on the falling edge of TCLK.	0
Development Serial Clock	DSCLK	Development Serial Clock - Internally synchronized input. (The logic level on DSCLK is validated if it has the same value on two consecutive rising bus clock edges.) Clocks the serial communication port to the debug module during packet transfers. Maximum frequency is PSTCLK/5. At the synchronized rising edge of DSCLK, the data input on DSI is sampled and DSO changes state.	I
Breakpoint	ВКРТ	Breakpoint - Input used to request a manual breakpoint. Assertion of BKPT puts the processor into a halted state after the current instruction completes. Halt status is reflected on processor status/debug data signals (PST[3:0] and PSTDDATA[7:0]) as the value 0xF. If CSR[BKD] is set (disabling normal BKPT functionality), asserting BKPT generates a debug interrupt exception in the processor.	I
Development Serial Input	DSI	Development Serial Input - Internally synchronized input that provides data input for the serial communication port to the debug module, after the DSCLK has been seen as high (logic 1).	I
Development Serial Output	DSO	Development Serial Output - Provides serial output communication for debug module responses. DSO is registered internally. The output is delayed from the validation of DSCLK high.	0
Debug Data	DDATA[3:0]	Display captured processor data and breakpoint status. The CLKOUT signal can be used by the development system to know when to sample DDATA[3:0].	0
Processor Status Clock	PSTCLK	Processor Status Clock - Delayed version of the processor clock. Its rising edge appears in the center of valid PST and DDATA output. PSTCLK indicates when the development system should sample PST and DDATA values. If real-time trace is not used, setting CSR[PCD] keeps PSTCLK, and PST and DDATA outputs from toggling without disabling triggers. Non-quiescent operation can be reenabled by clearing CSR[PCD], although the external development systems must resynchronize with the PST and DDATA outputs. PSTCLK starts clocking only when the first non-zero PST value (0xC, 0xD, or 0xF) occurs during system reset exception processing.	0
Processor Status Outputs	PST[3:0]	Indicate core status. Debug mode timing is synchronous with the processor clock; status is unrelated to the current bus transfer. The CLKOUT signal can be used by the development system to know when to sample PST[3:0].	0
All Processor Status Outputs	ALLPST	Logical AND of PST[3:0]. The CLKOUT signal can be used by the development system to know when to sample ALLPST.	0

1.16 EzPort Signal Descriptions

Table 17 contains a list of EzPort external signals.



Electrical Characteristics

2.3 Thermal Characteristics

Table 22 lists thermal resistance values.

Table 22. Thermal Characteristics

	Characteristic	;	Symbol	Value	Unit
100 LQFP	Junction to ambient, natural convection	Single layer board (1s)	θ_{JA}	53 ^{1,2}	°C/W
	Junction to ambient, natural convection	Four layer board (2s2p)	θ_{JA}	39 ^{1,3}	°C/W
	Junction to ambient, (@200 ft/min)	Single layer board (1s)	θ_{JMA}	42 ^{1,3}	°C/W
	Junction to ambient, (@200 ft/min)	Four layer board (2s2p)	θ_{JMA}	33 ^{1,3}	°C/W
	Junction to board	_	θ_{JB}	25 ⁴	°C/W
	Junction to case	_	θJC	9 ⁵	°C/W
	Junction to top of package	Natural convection	Ψ_{jt}	2 ⁶	°C/W
	Maximum operating junction temperature	_	T _j	105	°C
81 MAPBGA	Junction to ambient, natural convection	Single layer board (1s)	θ_{JA}	61 ^{1,2}	°C/W
	Junction to ambient, natural convection	Four layer board (2s2p)	θ_{JA}	35 ^{2,3}	°C/W
	Junction to ambient, (@200 ft/min)	Single layer board (1s)	θ_{JMA}	50 ^{2,3}	°C/W
	Junction to ambient, (@200 ft/min)	Four layer board (2s2p)	θ_{JMA}	31 ^{2,3}	°C/W
	Junction to board	_	θ_{JB}	20 ⁴	°C/W
	Junction to case	_	θJC	12 ⁵	°C/W
	Junction to top of package	Natural convection	Ψ_{jt}	2 ⁶	°C/W
	Maximum operating junction temperature	_	T _j	105	°C
64 LQFP	Junction to ambient, natural convection	Single layer board (1s)	θ_{JA}	62 ^{1,2}	°C/W
	Junction to ambient, natural convection	Four layer board (2s2p)	θ_{JA}	43 ^{1,3}	°C/W
	Junction to ambient (@200 ft/min)	Single layer board (1s)	θ_{JMA}	50 ^{1,3}	°C/W
	Junction to ambient (@200 ft/min)	Four layer board (2s2p)	θ_{JMA}	36 ^{1,3}	°C/W
	Junction to board	_	$\theta_{\sf JB}$	26 ⁴	°C/W
	Junction to case	_	θ_{JC}	9 ⁵	°C/W
	Junction to top of package	Natural convection	Ψ_{jt}	2 ⁶	°C/W
	Maximum operating junction temperature	_	T _j	105	°C
64 QFN	Junction to ambient, natural convection	Single layer board (1s)	θ_{JA}	68 ^{1,2}	°C/W
	Junction to ambient, natural convection	Four layer board (2s2p)	θ_{JA}	24 ^{1,3}	°C/W
	Junction to ambient (@200 ft/min)	Single layer board (1s)	θ_{JMA}	55 ^{1,3}	°C/W
	Junction to ambient (@200 ft/min)	Four layer board (2s2p)	θ_{JMA}	19 ^{1,3}	°C/W
	Junction to board	_	$\theta_{\sf JB}$	8 ⁴	°C/W
	Junction to case (bottom)	_	$\theta_{\sf JC}$	0.6 ⁵	°C/W
	Junction to top of package	Natural convection	Ψ _{jt}	3 ⁶	°C/W
	Maximum operating junction temperature	_	T _j	105	°C



Electrical Characteristics

Table 24. SGFM Flash Module Life Characteristics

 $(V_{DD} = 3.0 \text{ to } 3.6 \text{ V})$

Parameter	Symbol	Value	Unit
Maximum number of guaranteed program/erase cycles ¹ before failure	P/E	10,000 ²	Cycles
Data retention at average operating temperature of 85°C	Retention	10	Years

¹ A program/erase cycle is defined as switching the bits from $1 \rightarrow 0 \rightarrow 1$.

2.5 EzPort Electrical Specifications

Table 25. EzPort Electrical Specifications

Name	Characteristic	Min	Max	Unit
EP1	EPCK frequency of operation (all commands except READ)	_	f _{sys} / 2	MHz
EP1a	EPCK frequency of operation (READ command)	_	f _{sys} / 8	MHz
EP2	EPCS_b negation to next EPCS_b assertion	$2 \times T_{cyc}$	_	ns
EP3	EPCS_B input valid to EPCK high (setup)	5	_	ns
EP4	EPCK high to EPCS_B input invalid (hold)	5	_	ns
EP5	EPD input valid to EPCK high (setup)	2	_	ns
EP6	EPCK high to EPD input invalid (hold)	5	_	ns
EP7	EPCK low to EPQ output valid (out setup)	_	12	ns
EP8	EPCK low to EPQ output invalid (out hold)	0	_	ns
EP9	EPCS_B negation to EPQ tri-state	_	12	ns

² Reprogramming of a flash memory array block prior to erase is not required.



Table 28. Oscillator and PLL Electrical Specifications (continued)

 $(V_{DD} \text{ and } V_{DDPLL} = 2.7 \text{ to } 3.6 \text{ V}, V_{SS} = V_{SSPLL} = 0 \text{ V})$

Characteristic	Symbol	Min	Max	Unit
Frequency un-LOCK range	f _{UL}	-1.5	1.5	% f _{ref}
Frequency LOCK range	f _{LCK}	-0.75	0.75	% f _{ref}
CLKOUT period jitter ^{4, 5, 10, 11} , measured at f _{SYS} Max • Peak-to-peak (clock edge to clock edge) • Long term (averaged over 2 ms interval)	C _{jitter}		10 .01	% f _{sys}
On-chip oscillator frequency	f _{oco}	7.84	8.16	MHz

¹ In external clock mode, it is possible to run the chip directly from an external clock source without enabling the PLL.

2.9 USB Operation

Table 29. USB Operation Specifications

Characteristic	Symbol	Value	Unit
Minimum core speed for USB operation	f _{sys_USB_min}	16	MHz

2.10 General Purpose I/O Timing

GPIO can be configured for certain pins of the QSPI, DDR Control, timer, UART, Interrupt and USB interfaces. When in GPIO mode, the timing specification for these pins is given in Table 30 and Figure 5.

The GPIO timing is met under the following load test conditions:

- 50 pF / 50 Ω for high drive
- 25 pF / 25 Ω for low drive

² This value has been updated.

³ All internal registers retain data at 0 Hz.

⁴ Depending on packaging; see the orderable part number summary.

⁵ Loss of Reference Frequency is the reference frequency detected internally, which transitions the PLL into self clocked mode.

Self clocked mode frequency is the frequency at which the PLL operates when the reference frequency falls below f_{LOR} with default MFD/RFD settings.

⁷ This parameter is characterized before qualification rather than 100% tested.

Proper PC board layout procedures must be followed to achieve specifications.

This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits in the synthesizer control register (SYNCR).

¹⁰ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{sys}.
Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V_{DDPLL} and V_{SSPLL} and variation in crystal oscillator frequency increase the C_{jitter} percentage for a given interval.

¹¹ Based on slow system clock of 40 MHz measured at f_{svs} max.



Electrical Characteristics

Table 30. GPIO Timing

NUM	Characteristic	Symbol	Min	Max	Unit
G1	CLKOUT High to GPIO Output Valid	t _{CHPOV}	_	10	ns
G2	CLKOUT High to GPIO Output Invalid	t _{CHPOI}	1.5	_	ns
G3	GPIO Input Valid to CLKOUT High	t _{PVCH}	9	_	ns
G4	CLKOUT High to GPIO Input Invalid	t _{CHPI}	1.5	_	ns




Figure 5. GPIO Timing

2.11 Reset Timing

Table 31. Reset and Configuration Override Timing

$$(V_{DD} = 3.0 \text{ to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_A = T_L \text{ to } T_H)^1$$

NUM	Characteristic	Symbol	Min	Max	Unit
R1	RSTI input valid to CLKOUT High	t _{RVCH}	9	_	ns
R2	CLKOUT High to RSTI Input invalid	t _{CHRI}	1.5	_	ns
R3	RSTI input valid time ²	t _{RIVT}	5	_	t _{CYC}
R4	CLKOUT High to RSTO Valid	t _{CHROV}	_	10	ns

All AC timing is shown with respect to 50% V_{DD} levels unless otherwise noted.

² During low power STOP, the synchronizers for the RSTI input are bypassed and RSTI is asserted asynchronously to the system. Thus, RSTI must be held a minimum of 100 ns.




Figure 6. RSTI and Configuration Override Timing

MCF52211 ColdFire Microcontroller, Rev. 2



Table 37. JTAG and Boundary Scan Timing

Num	Characteristics ¹	Symbol	Min	Max	Unit
J1	TCLK frequency of operation	f _{JCYC}	DC	1/4	f _{sys/2}
J2	TCLK cycle period	t _{JCYC}	4 × t _{CYC}	_	ns
J3	TCLK clock pulse width	t _{JCW}	26	_	ns
J4	TCLK rise and fall times	t _{JCRF}	0	3	ns
J5	Boundary scan input data setup time to TCLK rise	t _{BSDST}	4	_	ns
J6	Boundary scan input data hold time after TCLK rise	t _{BSDHT}	26	_	ns
J7	TCLK low to boundary scan output data valid	t _{BSDV}	0	33	ns
J8	TCLK low to boundary scan output high Z	t _{BSDZ}	0	33	ns
J9	TMS, TDI input data setup time to TCLK rise	t _{TAPBST}	4	_	ns
J10	TMS, TDI Input data hold time after TCLK rise	t _{TAPBHT}	10	_	ns
J11	TCLK low to TDO data valid	t _{TDODV}	0	26	ns
J12	TCLK low to TDO high Z	t _{TDODZ}	0	8	ns
J13	TRST assert time	t _{TRSTAT}	100	_	ns
J14	TRST setup time (negation) to TCLK high	t _{TRSTST}	10	_	ns

¹ JTAG_EN is expected to be a static signal. Hence, it is not associated with any timing.




Figure 10. Test Clock Input Timing



Mechanical Outline Drawings

Figure 15 shows BDM serial port AC timing for the values in Table 38.




Figure 15. BDM Serial Port AC Timing

3 Mechanical Outline Drawings

This section describes the physical properties of the device and its derivatives.



NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.
- A DIMENSIONS TO BE DETERMINED AT SEATING PLANE C.
- THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08 mm AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 mm.
- THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH.
- A EXACT SHAPE OF EACH CORNER IS OPTIONAL.
 - THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1 mm AND 0.25 mm FROM THE LEAD TIP.


© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NO	OT TO SCALE
TITLE: 64LD LQFP,		DOCUMENT NO): 98ASS23234W	REV: D
10 X 10 X 1.4 PKG,		CASE NUMBER	R: 840F-02	06 APR 2005
0.5 PITCH, CASE OUTLINE		STANDARD: JE	DEC MS-026 BCD	

Freescale Semiconductor 46

MCF52211 ColdFire Microcontroller, Rev. 2



Mechanical Outline Drawings





NOTES:

1. ALL DIMENSIONS IN MILLIMETERS.

2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

<u>/3.\</u>

MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM A.



DATUM A, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.



PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	ICAL OUTLINE PRINT VERSION NOT	
TITLE: PBGA, LOW PROFIL	E, DOCUMENT N	0: 98ASA10670D	REV: 0
81 I/O, 10 X 10 Pk	•	R: 1662–01	04 FEB 2005
1 MM PITCH (MAP	STANDARD: NON-JEDEC		


Freescale Semiconductor 52


MCF52211 ColdFire Microcontroller, Rev. 2



Mechanical Outline Drawings

3.4 100-pin LQFP Package





SIDE VIEW

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE PRINT VERSION NO		T TO SCALE	
TITLE:		DOCUMENT NO): 98ASS23308W	REV: G
100 LEAD LQFP 14 X 14, 0.5 PITCH, 1.4 THICK		CASE NUMBER	2: 983–03	07 APR 2005
	1111010	STANDARD: NO	N-JEDEC	



Revision History

4 Revision History

Table 39. Revision History

Revision	Description
0	Initial public release.
1	 Formatting, layout, spelling, and grammar corrections. Added information about the MCF52212 and MCF52213 devices. Synchronized the "Pin Functions by Primary and Alternate Purpose" table in this document and the reference manual. Added a specification for V_{DDUSB} to the "Absolute maximum ratings" table. Added specifications for V_{LVD} and V_{LVDHYS} to the "DC electrical specifications" table. Added the "USB Operation" section. Changed the maximum value for f_{sys(P/E)} in the "SGFM Flash Program and Erase Characteristics" table (was "66.67 or 80", is "102.4"). Changed the maximum value for f_{sys(R)} in the "SGFM Flash Program and Erase Characteristics" table (was "66.67 or 80", is "50–80"). Changed the crystal start-up time in the "PLL Electrical Specifications" table (was 10 ms, is 0.1 ms). Updated the current consumption specifications. Updated the maximum temperature and added clarifying footnote. Changed the absolute maximum rating for V_{STBY} (was "-0.3 to 4.0", is "+1.8 to 3.5"). Changed the maximum value for f_{sys} in the "PLL Electrical Specifications" table (was "66.67 or 80", is "50–80").
2	 Updated Clock generation features Updated Table: Clocking Modes and added appropriate footnote In Table: CLock Source Electrical Specifications, updated the following values: fcrystal, fext, fref_pll, EXTAL input high voltage (External reference)



How to Reach Us:

Home Page:

www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

Freescale Semiconductor Literature Distribution Center 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2011. All rights reserved.

Document Number: MCF52211

Rev. 2 3/2011

