

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

Details	
Product Status	Active
Core Processor	Coldfire V2
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART, USB OTG
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	56
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	<u>.</u>
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mcf52213ae50

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## 1.2.7 USB On-The-Go Controller

The device includes a Universal Serial Bus On-The-Go (USB OTG) dual-mode controller. USB is a popular standard for connecting peripherals and portable consumer electronic devices such as digital cameras and handheld computers to host PCs. The OTG supplement to the USB specification extends USB to peer-to-peer application, enabling devices to connect directly to each other without the need for a PC. The dual-mode controller on the device can act as a USB OTG host and as a USB device. It also supports full-speed and low-speed modes.

## 1.2.8 UARTs

The device has three full-duplex UARTs that function independently. The three UARTs can be clocked by the system bus clock, eliminating the need for an external clock source. On smaller packages, the third UART is multiplexed with other digital I/O functions.

# 1.2.9 I<sup>2</sup>C Bus

The processor includes two I<sup>2</sup>C modules. The I<sup>2</sup>C bus is an industry-standard, two-wire, bidirectional serial bus that provides a simple, efficient method of data exchange and minimizes the interconnection between devices. This bus is suitable for applications requiring occasional communications over a short distance between many devices.

## 1.2.10 QSPI

The queued serial peripheral interface (QSPI) provides a synchronous serial peripheral interface with queued transfer capability. It allows up to 16 transfers to be queued at once, minimizing the need for CPU intervention between transfers.

## 1.2.11 Fast ADC

The fast ADC consists of an eight-channel input select multiplexer and two independent sample and hold (S/H) circuits feeding separate 12-bit ADCs. The two separate converters store their results in accessible buffers for further processing.

The ADC can be configured to perform a single scan and halt, a scan when triggered, or a programmed scan sequence repeatedly until manually stopped.

The ADC can be configured for sequential or simultaneous conversion. When configured for sequential conversions, up to eight channels can be sampled and stored in any order specified by the channel list register. Both ADCs may be required during a scan, depending on the inputs to be sampled.

During a simultaneous conversion, both S/H circuits are used to capture two different channels at the same time. This configuration requires that a single channel may not be sampled by both S/H circuits simultaneously.

Optional interrupts can be generated at the end of the scan sequence if a channel is out of range (measures below the low threshold limit or above the high threshold limit set in the limit registers) or at several different zero crossing conditions.

## 1.2.12 DMA Timers (DTIM0–DTIM3)

There are four independent, DMA transfer capable 32-bit timers (DTIM0, DTIM1, DTIM2, and DTIM3) on the device. Each module incorporates a 32-bit timer with a separate register set for configuration and control. The timers can be configured to operate from the system clock or from an external clock source using one of the DTIN*n* signals. If the system clock is selected, it can be divided by 16 or 1. The input clock is further divided by a user-programmable 8-bit prescaler that clocks the actual timer counter register (TCR*n*). Each of these timers can be configured for input capture or reference (output) compare mode. Timer events may optionally cause interrupt requests or DMA transfers.





## 1.2.20 Interrupt Controller (INTC)

The device has a single interrupt controller that supports up to 63 interrupt sources. There are 56 programmable sources, 49 of which are assigned to unique peripheral interrupt requests. The remaining seven sources are unassigned and may be used for software interrupt requests.

## 1.2.21 DMA Controller

The direct memory access (DMA) controller provides an efficient way to move blocks of data with minimal processor intervention. It has four channels that allow byte, word, longword, or 16-byte burst line transfers. These transfers are triggered by software explicitly setting a DCR*n*[START] bit or by the occurrence of certain UART or DMA timer events.

### 1.2.22 Reset

The reset controller determines the source of reset, asserts the appropriate reset signals to the system, and keeps track of what caused the last reset. There are seven sources of reset:

- External reset input
- Power-on reset (POR)
- Watchdog timer
- Phase locked-loop (PLL) loss of lock / loss of clock
- Software
- Low-voltage detector (LVD)
- JTAG

Control of the LVD and its associated reset and interrupt are managed by the reset controller. Other registers provide status flags indicating the last source of reset and a control bit for software assertion of the  $\overline{\text{RSTO}}$  pin.

## 1.2.23 GPIO

Nearly all pins on the device have general purpose I/O capability and are grouped into 8-bit ports. Some ports do not use all eight bits. Each port has registers that configure, monitor, and control the port pin.

## 1.2.24 Part Numbers and Packaging

This product is RoHS-compliant. Refer to the product page at freescale.com or contact your sales office for up-to-date RoHS information.

Freescale Part Number	Description	Speed (MHz)	Flash/SRAM (Kbytes)	Package	Temp range (°C)
MCF52210CAE66	MCF52210 Microcontroller, 2 UARTs	66	64 / 16	64 LQFP	-40 to +85
MCF52210CEP66	MCF52210 Microcontroller, 2 UARTs	66	64 / 16	64 QFN	-40 to +85
MCF52210CVM66	MCF52210 Microcontroller, 2 UARTs	66	64 / 16	81 MAPBGA	-40 to +85
MCF52210CVM80	MCF52210 Microcontroller, 2 UARTs	80	64 / 16	81 MAPBGA	-40 to +85
MCF52211CAE66	MCF52211 Microcontroller, 2 UARTs	66	128 / 16	64 LQFP	-40 to +85
MCF52211CAF80	MCF52211 Microcontroller, 3 UARTs	80	128 / 16	100 LQFP	-40 to +85
MCF52211CEP66	MCF52211 Microcontroller, 2 UARTs	66	128 / 16	64 QFN	-40 to +85

Table 2. Orderable Part Number Summary



Table 2 shows the pinout configuration for the 100 LQFP.




Figure 2. 100 LQFP Pin Assignments



Figure 4 shows the pinout configuration for the 64 LQFP and 64 QFN.




Figure 4. 64 LQFP and 64 QFN Pin Assignments



17

### Table 3 shows the pin functions by primary and alternate purpose, and illustrates which packages contain each pin.

### Table 3. Pin Functions by Primary and Alternate Purpose

Pin Group	Primary Function	Secondary Function	Tertiary Function	Quaternary Function	Drive Strength / Control <sup>1</sup>	Slew Rate / Control <sup>1</sup>	Pull-up / Pull-down <sup>2</sup>	Pin on 100 LQFP	Pin on 81 MAPBGA	Pin on 64 LQFP/QFN
ADC	AN7	—	—	GPIO	Low	FAST	_	51	H9	33
	AN6	—		GPIO	Low	FAST	_	52	G9	34
	AN5	—		GPIO	Low	FAST	_	53	G8	35
	AN4	—	_	GPIO	Low	FAST	_	54	F9	36
	AN3	—		GPIO	Low	FAST	—	46	G7	28
	AN2	—	_	GPIO	Low	FAST	_	45	G6	27
	AN1	—	_	GPIO	Low	FAST	_	44	H6	26
	AN0	—	—	GPIO	Low	FAST	-	43	J6	25
	SYNCA <sup>3</sup>	—	_	—	N/A	N/A	_	_	—	—
	SYNCB <sup>3</sup>	—	_	—	N/A	N/A	_	—	—	—
	VDDA	—		—	N/A	N/A	—	50	H8	32
	VSSA	—	_	—	N/A	N/A	_	47	H7, J9	29
	VRH	—	_	—	N/A	N/A		49	J8	31
	VRL	—	_	—	N/A	N/A	_	48	J7	30
Clock	EXTAL	—	_	—	N/A	N/A		73	B9	47
Generation	XTAL	—	_	—	N/A	N/A	_	72	C9	46
	VDDPLL	—	_	—	N/A	N/A	_	74	B8	48
	VSSPLL	—	_	—	N/A	N/A		71	C8	45
Debug Data	ALLPST	—		—	High	FAST	—	86	A6	55
	DDATA[3:0]	—	—	GPIO	High	FAST	—	84,83,78,77	—	—
	PST[3:0]	—		GPIO	High	FAST	_	70,69,66,65	_	—
l <sup>2</sup> C	SCL	USB_DMI	UTXD2	GPIO	PDSR[0]	PSRR[0]	pull-up <sup>4</sup>	10	E1	8
	SDA	USB_DPI	URXD2	GPIO	PDSR[0]	PSRR[0]	pull-up <sup>4</sup>	11	E2	9

MCF52211 ColdFire Microcontroller, Rev. 2

Family Configurations

N		

Pin Group	Primary Function	Secondary Function	Tertiary Function	Quaternary Function	Drive Strength / Control <sup>1</sup>	Slew Rate / Control <sup>1</sup>	Pull-up / Pull-down <sup>2</sup>	Pin on 100 LQFP	Pin on 81 MAPBGA	Pin on 64 LQFP/QFN
Interrupts	IRQ7		—	GPIO	Low	FAST	—	95	C4	58
	IRQ6	—	—	GPIO	Low	FAST	—	94	B4	—
	IRQ5	—	—	GPIO	Low	FAST	—	91	A4	—
	IRQ4	_	—	GPIO	Low	FAST	—	90	C5	57
	IRQ3	_	—	GPIO	Low	FAST	_	89	A5	
	IRQ2	_	_	GPIO	Low	FAST	_	88	B5	
	IRQ1	SYNCA	USB_ALT_CL K	GPIO	High	FAST	pull-up <sup>4</sup>	87	C6	56
JTAG/BDM	JTAG_EN		—	_	N/A	N/A	pull-down	26	J2	17
	TCLK/ PSTCLK	CLKOUT	_	_	High	FAST	pull-up <sup>5</sup>	64	C7	44
	TDI/DSI	—	—	_	N/A	N/A	pull-up <sup>5</sup>	79	B7	50
	TDO/DSO	_	—	_	High	FAST	—	80	A7	51
	TMS /BKPT	—	_	_	N/A	N/A	pull-up <sup>5</sup>	76	A8	49
	TRST /DSCLK	—	_	_	N/A	N/A	pull-up <sup>5</sup>	85	B6	54
Mode	CLKMOD0	—	—		N/A	N/A	pull-down <sup>6</sup>	40	G5	24
Selection <sup>6</sup>	CLKMOD1	—	—	_	N/A	N/A	pull-down <sup>6</sup>	39	H5	—
	RCON/ EZPCS	_	_	_	N/A	N/A	pull-up	21	G3	16

### Table 3. Pin Functions by Primary and Alternate Purpose (continued)

20

Pin Group	Primary Function	Secondary Function	Tertiary Function	Quaternary Function	Drive Strength / Control <sup>1</sup>	Slew Rate / Control <sup>1</sup>	Pull-up / Pull-down <sup>2</sup>	Pin on 100 LQFP	Pin on 81 MAPBGA	Pin on 64 LQFP/QFN
UART 1	UCTS1	SYNCA	URXD2	GPIO	PDSR[15]	PSRR[15]		98	C3	61
	URTS1	SYNCB	UTXD2	GPIO	PDSR[14]	PSRR[14]	—	4	B1	2
	URXD1	—	_	GPIO	PDSR[13]	PSRR[13]	_	100	B2	63
	UTXD1	—	_	GPIO	PDSR[12]	PSRR[12]	—	99	A2	62
UART 2	UCTS2	—	_	GPIO	PDSR[27]	PSRR[27]	—	27	—	—
	URTS2	—	_	GPIO	PDSR[26]	PSRR[26]	—	30	—	—
	URXD2	—	_	GPIO	PDSR[25]	PSRR[25]		28	—	—
	UTXD2	—	_	GPIO	PDSR[24]	PSRR[24]	—	29	—	—
VSTBY	VSTBY	—	_	—	N/A	N/A		55	F8	37
USB	VDDUSB	—	_	—	N/A	N/A		62	D8	43
	VSSUSB	—	_	—	N/A	N/A	_	59	F7	40
	USB_DM	—	_	—	N/A	N/A	—	61	D9	42
	USB_DP	—	_	—	N/A	N/A	—	60	E9	41
VDD	VDD		_	-	N/A	N/A	_	1,2,14,22, 23,34,41, 57,68,81,93	D5,E3–E7, F5	1,10,20,39,5 2
VSS	VSS	_		-	N/A	N/A		3,15,24,25,3 5,42,56, 67,75,82,92	A1,A9,D4,D 6,F4,F6,J1	11,21,38, 53,64

### Table 3. Pin Functions by Primary and Alternate Purpose (continued)

<sup>1</sup> The PDSR and PSSR registers are described in the General Purpose I/O chapter. All programmable signals default to 2 mA drive and FAST slew rate in normal (single-chip) mode.
 <sup>2</sup> All signals have a pull-up in GPIO mode.
 <sup>3</sup> These signals are multiplexed on other pins.

For primary and GPIO functions only.
 Only when JTAG mode is enabled.
 CLKMOD0 and CLKMOD1 have internal pull-down resistors; however, the use of external resistors is very strongly recommended.

<sup>7</sup> When these pins are configured for USB signals, they should use the USB transceiver's internal pull-up/pull-down resistors (see the description of the OTG\_CTRL register). If these pins are not configured for USB signals, each pin should be pulled down externally using a 10 kΩ resistor.

<sup>8</sup> For secondary and GPIO functions only.
 <sup>9</sup> RSTI has an internal pull-up resistor; however, the use of an external resistor is very strongly recommended.
 <sup>10</sup> For GPIO function. Primary Function has pull-up control within the GPT module.

MCF52211 ColdFire Microcontroller, Rev. N



## 1.3 Reset Signals

Table 4 describes signals used to reset the chip or as a reset indication.

Table 4. Reset Signals

Signal Name	Abbreviation	Function	I/O
Reset In		Primary reset input to the device. Asserting $\overline{\text{RSTI}}$ for at least 8 CPU clock cycles immediately resets the CPU and peripherals.	Ι
Reset Out	RSTO	Driven low for 1024 CPU clocks after the reset source has deasserted.	0

# 1.4 PLL and Clock Signals

Table 5 describes signals used to support the on-chip clock generation circuitry.

### Table 5. PLL and Clock Signals

Signal Name	Abbreviation	Function	I/O
External Clock In	EXTAL	Crystal oscillator or external clock input except when the on-chip relaxation oscillator is used.	I
Crystal	XTAL	Crystal oscillator output except when CLKMOD0=0, then sampled as part of the clock mode selection mechanism.	0
Clock Out	CLKOUT	This output signal reflects the internal system clock.	0

### **1.5 Mode Selection**

Table 6 describes signals used in mode selection; Table 7 describes the particular clocking modes.

### Table 6. Mode Selection Signals

Signal Name	Abbreviation	Function	I/O
Clock Mode Selection	CLKMOD[1:0]	Selects the clock boot mode.	I
Reset Configuration		The Serial Flash Programming mode is entered by asserting the $\overline{\text{RCON}}$ pin (with the TEST pin negated) as the chip comes out of reset. During this mode, the EzPort has access to the flash memory which can be programmed from an external device.	
Test	TEST	Reserved for factory testing only and in normal modes of operation should be connected to VSS to prevent unintentional activation of test functions.	I

#### **Table 7. Clocking Modes**

CLKMOD[1:0]	XTAL	Configure the clock mode.
00	0	PLL disabled, clock driven by external oscillator
00	1	PLL disabled, clock driven by on-chip oscillator





# 1.12 ADC Signals

Table 13 describes the signals of the Analog-to-Digital Converter.

Table 13. ADC Signals

Signal Name	Abbreviation	Function	I/O
Analog Inputs	AN[7:0]	Inputs to the analog-to-digital converter.	I
Analog Reference	V <sub>RH</sub>	Reference voltage high and low inputs.	Ι
	V <sub>RL</sub>		Ι
Analog Supply	V <sub>DDA</sub>	Isolate the ADC circuitry from power supply noise.	—
	V <sub>SSA</sub>		—
ADC Sync Inputs	SYNCA / SYNCB	These signals can initiate an analog-to-digital conversion process.	I

# 1.13 General Purpose Timer Signals

Table 14 describes the general purpose timer signals.

Table 14. GPT Signals

Signal Name	Abbreviation	Function	I/O
General Purpose Timer Input/Output	GPT[3:0]	Inputs to or outputs from the general purpose timer module.	I/O

## 1.14 Pulse Width Modulator Signals

Table 15 describes the PWM signals.

### Table 15. PWM Signals

Signal Name	Abbreviation	Function	I/O
PWM Output Channels	PWM[7:0]	Pulse width modulated output for PWM channels.	0

## 1.15 Debug Support Signals

These signals are used as the interface to the on-chip JTAG controller and the BDM logic.

### Table 16. Debug Support Signals

Signal Name	Abbreviation	Function	I/O
JTAG Enable	JTAG_EN	Select between debug module and JTAG signals at reset.	Ι
Test Reset	TRST	This active-low signal is used to initialize the JTAG logic asynchronously.	
Test Clock	TCLK	Used to synchronize the JTAG logic.	Ι
Test Mode Select	TMS	Used to sequence the JTAG state machine. TMS is sampled on the rising edge of TCLK.	
Test Data Input	TDI	Serial input for test instructions and data. TDI is sampled on the rising edge of TCLK.	Ι



### Family Configurations

Signal Name	Abbreviation	Function	I/O
Test Data Output TDO		Serial output for test instructions and data. TDO is tri-stateable and is actively driven in the shift-IR and shift-DR controller states. TDO changes on the falling edge of TCLK.	0
Development Serial Clock	DSCLK	Development Serial Clock - Internally synchronized input. (The logic level on DSCLK is validated if it has the same value on two consecutive rising bus clock edges.) Clocks the serial communication port to the debug module during packet transfers. Maximum frequency is PSTCLK/5. At the synchronized rising edge of DSCLK, the data input on DSI is sampled and DSO changes state.	Ι
Breakpoint	ВКРТ	Breakpoint - Input used to request a manual breakpoint. Assertion of BKPT puts the processor into a halted state after the current instruction completes. Halt status is reflected on processor status/debug data signals (PST[3:0] and PSTDDATA[7:0]) as the value 0xF. If CSR[BKD] is set (disabling normal BKPT functionality), asserting BKPT generates a debug interrupt exception in the processor.	Ι
Development Serial Input	DSI	Development Serial Input - Internally synchronized input that provides data input for the serial communication port to the debug module, after the DSCLK has been seen as high (logic 1).	I
Development Serial Output	DSO	Development Serial Output - Provides serial output communication for debug module responses. DSO is registered internally. The output is delayed from the validation of DSCLK high.	0
Debug Data	DDATA[3:0]	Display captured processor data and breakpoint status. The CLKOUT signal can be used by the development system to know when to sample DDATA[3:0].	0
Processor Status Clock	PSTCLK	Processor Status Clock - Delayed version of the processor clock. Its rising edge appears in the center of valid PST and DDATA output. PSTCLK indicates when the development system should sample PST and DDATA values. If real-time trace is not used, setting CSR[PCD] keeps PSTCLK, and PST and DDATA outputs from toggling without disabling triggers. Non-quiescent operation can be reenabled by clearing CSR[PCD], although the external development systems must resynchronize with the PST and DDATA outputs. PSTCLK starts clocking only when the first non-zero PST value (0xC, 0xD, or 0xF) occurs during system reset exception processing.	0
Processor Status Outputs	PST[3:0]	Indicate core status. Debug mode timing is synchronous with the processor clock; status is unrelated to the current bus transfer. The CLKOUT signal can be used by the development system to know when to sample PST[3:0].	0
All Processor Status Outputs	ALLPST	Logical AND of PST[3:0]. The CLKOUT signal can be used by the development system to know when to sample ALLPST.	0

### Table 16. Debug Support Signals (continued)

# 1.16 EzPort Signal Descriptions

Table 17 contains a list of EzPort external signals.





Signal Name	Abbreviation	Function	I/O
EzPort Clock	EZPCK	Shift clock for EzPort transfers.	Ι
EzPort Chip Select	EZPCS	Chip select for signalling the start and end of serial transfers.	Ι
EzPort Serial Data In	EZPD	EZPD is sampled on the rising edge of EZPCK.	Ι
EzPort Serial Data Out	EZPQ	EZPQ transitions on the falling edge of EZPCK.	0

### Table 17. EzPort Signal Descriptions

## 1.17 Power and Ground Pins

The pins described in Table 18 provide system power and ground to the chip. Multiple pins are provided for adequate current capability. All power supply pins must have adequate bypass capacitance for high-frequency noise suppression.

Signal Name	Abbreviation	Function
PLL Analog Supply		Dedicated power supply signals to isolate the sensitive PLL analog circuitry from the normal levels of noise present on the digital power supply.
Positive Supply	VDD	These pins supply positive power to the core logic.
Ground	VSS	This pin is the negative supply (ground) to the chip.

### Table 18. Power and Ground Pins



## 2.2 Current Consumption

Mode	Flash memory			SRAM				Units	
	8 MHz	16 MHz	64 MHz	80 MHz	8 MHz	16 MHz	64 MHz	80 MHz	Units
Stop mode 3 (Stop 11) <sup>3</sup>		0.057			0.002				mA
Stop mode 2 (Stop 10) <sup>3</sup>		2.5			2.3				-
Stop mode 1 (Stop 01) <sup>3,4</sup>	3.03	3.3	4.9	5.6	2.9	3.1	4.8	5.4	-
Stop mode 0 (Stop 00) <sup>3</sup>	3.03	3.3	4.9	5.6	2.9	3.1	4.8	5.4	
Wait / Doze	12.3	22.7	40.3	45	5.3	7.9	24	30	
Run	TBD	TBD	TBD	TBD	6.7	10.8	35	43	

### Table 20. Current Consumption in Low-Power Mode<sup>1,2</sup>

<sup>1</sup> All values are measured with a 3.30V power supply.

<sup>2</sup> Refer to the Power Management chapter in the MCF52211 Reference Manual for more information on low-power modes.

<sup>3</sup> See the description of the Low-Power Control Register (LPCR) in the MCF52211 Reference Manual for more information on stop modes 0–3.

<sup>4</sup> Results are identical to STOP 00 for typical values because they only differ by CLKOUT power consumption. CLKOUT is already disabled in this instance prior to entering low power mode.

### Table 21. Typical Active Current Consumption Specifications

Characteristic	Symbol	Typical <sup>1</sup> Active (SRAM)	Typical <sup>1</sup> Active (Flash)	Peak <sup>2</sup> (Flash)	Unit
PLL @ 8 MHz	I <sub>DD</sub>	8	11	21	mA
PLL @ 16 MHz		12	19	38	
PLL @ 64 MHz		38	45	102	
PLL @ 80 MHz		45	54	118	
$\label{eq:RAM} \begin{array}{l} \text{RAM standby supply current} \\ \bullet  \text{Normal operation: } V_{\text{DD}} > V_{\text{STBY}} \text{ - } 0.3 \text{ V} \\ \bullet  \text{Transient condition: } V_{\text{STBY}} \text{ - } 0.3 \text{ V} > V_{\text{DD}} > V_{\text{SS}} \text{ + } 0.5 \text{ V} \\ \bullet  \text{Standby operation: } V_{\text{DD}} < V_{\text{SS}} \text{ + } 0.5 \text{ V} \end{array}$	I <sub>STBY</sub>			0 65 16	μΑ μΑ μΑ
Analog supply current • Normal operation • Standby • Powered down	I <sub>DDA</sub>			14 0.8 0	mA
USB supply current	I <sub>DDUSB</sub>	—	—	TBD	mA
PLL supply current	I <sub>DDPLL</sub>	—	—	6 <sup>(see note 3)</sup>	mA

<sup>1</sup> Tested at room temperature with CPU polling a status register. All clocks were off except the UART and CFM (when running from flash memory).

<sup>2</sup> Peak current measured with all modules active, CPU polling a status register, and default drive strength with matching load.

<sup>3</sup> Tested with the PLL MFD set to 7 (max value). Setting the MFD to a lower value results in lower current consumption.



**Electrical Characteristics** 

# 2.3 Thermal Characteristics

Table 22 lists thermal resistance values.

#### **Table 22. Thermal Characteristics**

	Characteristic		Symbol	Value	Unit
100 LQFP	Junction to ambient, natural convection	Single layer board (1s)	$\theta_{JA}$	53 <sup>1,2</sup>	°C/W
	Junction to ambient, natural convection	Four layer board (2s2p)	$\theta_{JA}$	39 <sup>1,3</sup>	°C/W
	Junction to ambient, (@200 ft/min)	Single layer board (1s)	$\theta_{JMA}$	42 <sup>1,3</sup>	°C/W
	Junction to ambient, (@200 ft/min)	Four layer board (2s2p)	$\theta_{JMA}$	33 <sup>1,3</sup>	°C/W
	Junction to board	—	$\theta_{JB}$	25 <sup>4</sup>	°C/W
	Junction to case	—	θ <sub>JC</sub>	9 <sup>5</sup>	°C/W
	Junction to top of package	Natural convection	Ψ <sub>jt</sub>	2 <sup>6</sup>	°C/W
	Maximum operating junction temperature	—	Тj	105	°C
81 MAPBGA	Junction to ambient, natural convection	Single layer board (1s)	$\theta_{JA}$	61 <sup>1,2</sup>	°C/W
	Junction to ambient, natural convection	Four layer board (2s2p)	$\theta_{JA}$	35 <sup>2,3</sup>	°C/W
	Junction to ambient, (@200 ft/min)	Single layer board (1s)	$\theta_{JMA}$	50 <sup>2,3</sup>	°C/W
	Junction to ambient, (@200 ft/min)	Four layer board (2s2p)	$\theta_{JMA}$	31 <sup>2,3</sup>	°C/W
	Junction to board	—	$\theta_{JB}$	20 <sup>4</sup>	°C/W
	Junction to case	—	θ <sub>JC</sub>	12 <sup>5</sup>	°C/W
	Junction to top of package	Natural convection	Ψ <sub>jt</sub>	2 <sup>6</sup>	°C/W
	Maximum operating junction temperature	—	Тj	105	°C
64 LQFP	Junction to ambient, natural convection	Single layer board (1s)	$\theta_{JA}$	62 <sup>1,2</sup>	°C/W
	Junction to ambient, natural convection	Four layer board (2s2p)	$\theta_{JA}$	43 <sup>1,3</sup>	°C/W
	Junction to ambient (@200 ft/min)	Single layer board (1s)	$\theta_{JMA}$	50 <sup>1,3</sup>	°C/W
	Junction to ambient (@200 ft/min)	Four layer board (2s2p)	θ <sub>JMA</sub>	36 <sup>1,3</sup>	°C/W
	Junction to board	—	$\theta_{JB}$	26 <sup>4</sup>	°C/W
	Junction to case	—	θ <sub>JC</sub>	9 <sup>5</sup>	°C/W
	Junction to top of package	Natural convection	Ψ <sub>jt</sub>	2 <sup>6</sup>	°C/W
	Maximum operating junction temperature	—	Тj	105	°C
64 QFN	Junction to ambient, natural convection	Single layer board (1s)	$\theta_{JA}$	68 <sup>1,2</sup>	°C/W
	Junction to ambient, natural convection	Four layer board (2s2p)	$\theta_{JA}$	24 <sup>1,3</sup>	°C/W
	Junction to ambient (@200 ft/min)	Single layer board (1s)	θ <sub>JMA</sub>	55 <sup>1,3</sup>	°C/W
	Junction to ambient (@200 ft/min)	Four layer board (2s2p)	$\theta_{JMA}$	19 <sup>1,3</sup>	°C/W
	Junction to board	—	θ <sub>JB</sub>	8 <sup>4</sup>	°C/W
	Junction to case (bottom)	—	θ <sub>JC</sub>	0.6 <sup>5</sup>	°C/W
	Junction to top of package	Natural convection	Ψ <sub>jt</sub>	3 <sup>6</sup>	°C/W
	Maximum operating junction temperature	—	Tj	105	°C



#### **Electrical Characteristics**

- <sup>1</sup>  $\theta_{JA}$  and  $\Psi_{jt}$  parameters are simulated in conformance with EIA/JESD Standard 51-2 for natural convection. Freescale recommends the use of  $\theta_{JA}$  and power dissipation specifications in the system design to prevent device junction temperatures from exceeding the rated specification. System designers should be aware that device junction temperatures can be significantly influenced by board layout and surrounding devices. Conformance to the device junction temperature specification can be verified by physical measurement in the customer's system using the  $\Psi_{jt}$  parameter, the device power dissipation, and the method described in EIA/JESD Standard 51-2.
- <sup>2</sup> Per JEDEC JESD51-2 with the single-layer board (JESD51-3) horizontal.
- <sup>3</sup> Per JEDEC JESD51-6 with the board JESD51-7) horizontal.
- <sup>4</sup> Thermal resistance between the die and the printed circuit board in conformance with JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- <sup>5</sup> Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- <sup>6</sup> Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written in conformance with Psi-JT.

The average chip-junction temperature  $(T_{,l})$  in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \Theta_{JMA})$$
(1)

Where:

- T<sub>A</sub> = ambient temperature, °C
- Θ<sub>JA</sub> = package thermal resistance, junction-to-ambient, °C/W

 $P_D = P_{INT} + P_{I/O}$ 

 $P_{INT}$  = chip internal power,  $I_{DD} \times V_{DD}$ , watts

P<sub>I/O</sub> = power dissipation on input and output pins — user determined, watts

For most applications  $P_{I/O} < P_{INT}$  and can be ignored. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_{\rm D} = K \div (T_{\rm J} + 273^{\circ}C)$$
 (2)

Solving equations 1 and 2 for K gives:

$$K = P_D \times (T_A + 273 \text{ °C}) + \Theta_{JMA} \times P_D^2 (3)$$

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving equations (1) and (2) iteratively for any value of  $T_A$ .

### 2.4 Flash Memory Characteristics

The flash memory characteristics are shown in Table 23 and Table 24.

#### Table 23. SGFM Flash Program and Erase Characteristics

(V<sub>DD</sub> = 3.0 to 3.6 V)

Parameter	Symbol	Min	Тур	Max	Unit
System clock (read only)	f <sub>sys(R)</sub>	0	—	50–80 <sup>1</sup>	MHz
System clock (program/erase) <sup>2</sup>	f <sub>sys(P/E)</sub>	0.15	—	102.4	MHz

<sup>1</sup> Depending on packaging; see the orderable part number summary.


<sup>2</sup> Refer to the flash memory section for more information

#### MCF52211 ColdFire Microcontroller, Rev. 2



NUM	Characteristic	Symbol	Min	Мах	Unit
G1	CLKOUT High to GPIO Output Valid	t <sub>CHPOV</sub>	_	10	ns
G2	CLKOUT High to GPIO Output Invalid	t <sub>CHPOI</sub>	1.5	—	ns
G3	GPIO Input Valid to CLKOUT High	t <sub>PVCH</sub>	9	—	ns
G4	CLKOUT High to GPIO Input Invalid	t <sub>CHPI</sub>	1.5	_	ns





### Figure 5. GPIO Timing

## 2.11 Reset Timing

### Table 31. Reset and Configuration Override Timing

 $(V_{DD} = 3.0 \text{ to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_A = T_L \text{ to } T_H)^1$ 

NUM	Characteristic	Symbol	Min	Мах	Unit
R1	RSTI input valid to CLKOUT High	t <sub>RVCH</sub>	9	—	ns
R2	CLKOUT High to RSTI Input invalid	t <sub>CHRI</sub>	1.5	—	ns
R3	RSTI input valid time <sup>2</sup>	t <sub>RIVT</sub>	5	—	t <sub>CYC</sub>
R4	CLKOUT High to RSTO Valid	t <sub>CHROV</sub>	—	10	ns

<sup>1</sup> All AC timing is shown with respect to 50%  $V_{DD}$  levels unless otherwise noted.

<sup>2</sup> During low power STOP, the synchronizers for the RSTI input are bypassed and RSTI is asserted asynchronously to the system. Thus, RSTI must be held a minimum of 100 ns.




Figure 6. RSTI and Configuration Override Timing



#### **Electrical Characteristics**

Figure 7 shows timing for the values in Table 32 and Table 33.




Figure 7. I<sup>2</sup>C Input/Output Timings

# 2.13 Analog-to-Digital Converter (ADC) Parameters

Table 34 lists specifications for the analog-to-digital converter.

Table	34.	ADC	Paramete	ers <sup>1</sup>
-------	-----	-----	----------	------------------

Name	Characteristic	Min	Typical	Мах	Unit
V <sub>REFL</sub>	Low reference voltage	V <sub>SS</sub>	—	V <sub>REFH</sub>	V
V <sub>REFH</sub>	High reference voltage	V <sub>REFL</sub>	—	V <sub>DDA</sub>	V
V <sub>DDA</sub>	ADC analog supply voltage	3.0	3.3	3.6	V
V <sub>ADIN</sub>	Input voltages	V <sub>REFL</sub>	—	V <sub>REFH</sub>	V
RES	Resolution	12	—	12	Bits
INL	Integral non-linearity (full input signal range) <sup>2</sup>		±2.5	±3	LSB <sup>3</sup>
INL	Integral non-linearity (10% to 90% input signal range) <sup>4</sup>	—	±2.5	±3	LSB
DNL	Differential non-linearity	—	-1 < DNL < +1	<+1	LSB
	Monotonicity		GUARAN	ITEED	
f <sub>ADIC</sub>	ADC internal clock	0.1	—	5.0	MHz
R <sub>AD</sub>	Conversion range	V <sub>REFL</sub>	—	V <sub>REFH</sub>	V
t <sub>ADPU</sub>	ADC power-up time <sup>5</sup>	—	6	13	t <sub>AIC</sub> cycles <sup>6</sup>
t <sub>REC</sub>	Recovery from auto standby	—	0	1	t <sub>AIC</sub> cycles
t <sub>ADC</sub>	Conversion time	—	6	_	t <sub>AIC</sub> cycles
t <sub>ADS</sub>	Sample time		1	_	t <sub>AIC</sub> cycles
C <sub>ADI</sub>	Input capacitance	—	See Figure 8	_	pF
X <sub>IN</sub>	Input impedance	—	See Figure 8	_	W
I <sub>ADI</sub>	Input injection current <sup>7</sup> , per pin		—	3	mA
I <sub>VREFH</sub>	V <sub>REFH</sub> current	—	0	_	mA
V <sub>OFFSET</sub>	Offset voltage internal reference	—	±8	±15	mV
E <sub>GAIN</sub>	Gain error (transfer path)	.99	1	1.01	—
V <sub>OFFSET</sub>	Offset voltage external reference	—	±3	9	mV
SNR	Signal-to-noise ratio	—	62 to 66	_	dB



Num	Characteristics <sup>1</sup>	Symbol	Min	Max	Unit
J1	TCLK frequency of operation	f <sub>JCYC</sub>	DC	1/4	f <sub>sys/2</sub>
J2	TCLK cycle period	t <sub>JCYC</sub>	$4 \times t_{CYC}$	—	ns
J3	TCLK clock pulse width	t <sub>JCW</sub>	26	—	ns
J4	TCLK rise and fall times	t <sub>JCRF</sub>	0	3	ns
J5	Boundary scan input data setup time to TCLK rise	t <sub>BSDST</sub>	4	—	ns
J6	Boundary scan input data hold time after TCLK rise	t <sub>BSDHT</sub>	26	—	ns
J7	TCLK low to boundary scan output data valid	t <sub>BSDV</sub>	0	33	ns
J8	TCLK low to boundary scan output high Z	t <sub>BSDZ</sub>	0	33	ns
J9	TMS, TDI input data setup time to TCLK rise	t <sub>TAPBST</sub>	4	—	ns
J10	TMS, TDI Input data hold time after TCLK rise	t <sub>TAPBHT</sub>	10	—	ns
J11	TCLK low to TDO data valid	t <sub>TDODV</sub>	0	26	ns
J12	TCLK low to TDO high Z	t <sub>TDODZ</sub>	0	8	ns
J13	TRST assert time	t <sub>TRSTAT</sub>	100	—	ns
J14	TRST setup time (negation) to TCLK high	t <sub>TRSTST</sub>	10	—	ns

### Table 37. JTAG and Boundary Scan Timing

<sup>1</sup> JTAG\_EN is expected to be a static signal. Hence, it is not associated with any timing.




Figure 10. Test Clock Input Timing

N



## 2.18 Debug AC Timing Specifications

Table 38 lists specifications for the debug AC timing parameters shown in Figure 14.

Num	Characteristic	66/80	Units	
	Characteristic	Min	Max	onits
D1	PST, DDATA to CLKOUT setup	4	_	ns
D2	CLKOUT to PST, DDATA hold	1.5	_	ns
D3	DSI-to-DSCLK setup	$1 \times t_{CYC}$	_	ns
D4 <sup>1</sup>	DSCLK-to-DSO hold	$4 \times t_{CYC}$	_	ns
D5	DSCLK cycle time	$5  imes t_{CYC}$		ns
D6	BKPT input data setup time to CLKOUT rise	4	_	ns
D7	BKPT input data hold time to CLKOUT rise	1.5	_	ns
D8	CLKOUT high to BKPT high Z	0.0	10.0	ns

#### Table 38. Debug AC Timing Specification

<sup>1</sup> DSCLK and DSI are synchronized internally. D4 is measured from the synchronized DSCLK input relative to the rising edge of CLKOUT.

Figure 14 shows real-time trace timing for the values in Table 38.




Figure 14. Real-Time Trace AC Timing



NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.
- 4. DIMENSIONS TO BE DETERMINED AT SEATING PLANE C.
- 5. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08 mm AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 mm.
- A. THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH.
- / EXACT SHAPE OF EACH CORNER IS OPTIONAL.
- AND 0.25 mm FROM THE LEAD TIP.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	DT TO SCALE	
TITLE: 64LD LQFP,		DOCUMENT NO	): 98ASS23234₩	REV: D	
	10 X 10 X 1.4 PKG,		·		
O.5 PITCH, CASE OU	STANDARD: JEDEC MS-026 BCD				

**Mechanical Outline Drawings** 

NP

	MECHANICAL OUTLINES DICTIONARY		DOCUMENT NO: 98ASA10690D		
			PAGE:	17-	40
© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED ECTLY FROM THE DOCUMENT CONTROL REPOSITORY, PRINTED VERSIONS E UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.	DO NOT SCALE	THIS DRAWING	REV:	0	
NOTES:					
1. ALL DIMENSIONS ARE IN MIL	LIMETERS.				
2. INTERPRET DIMENSIONS AND	) TOLERANCES PE	ER ASME Y14.5M·	-1994.		
3. THE COMPLETE JEDEC DESIG	GNATOR FOR THIS	S PACKAGE IS: +	IF-PQFN.		
A. COPLANARITY APPLIES TO L	EADS, CORNER L	EADS AND DIE A	TTACH P	AD.	
5. MIN METAL GAP SHOULD BE					
		[			
TLE: THERMALLY ENHANCE		CASE NUMBER:	1740-01		
	(ACE (OENI)				
FLAT NON-LEADED PACK 64 TERMINAL, 0.5 PITCH		STANDARD: JEDE		20 VMMD-3 SHEET:	3 3 OF 4