### Altera - EP2S130F1508C5 Datasheet





Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	-
Number of Gates	-
Voltage - Supply	1.15V ~ 1.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1508-BBGA, FCBGA
Supplier Device Package	1508-FBGA (30x30)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=ep2s130f1508c5

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# About this Handbook

This handbook provides comprehensive information about the Altera® Stratix<sup>®</sup> II family of devices.

# How to Contact Altera

For the most up-to-date information about Altera products, refer to the following table.

Contact (1)	Contact Method	Address
Technical support	Website	www.altera.com/support
Technical training	Website	www.altera.com/training
	Email	custrain@altera.com
Product literature	Email	www.altera.com/literature
Altera literature services	Website	literature@altera.com
Non-technical support (General)	Email	nacomp@altera.com
(Software Licensing)	Email	authorization@altera.com

Note to table:

(1) You can also contact your local Altera sales office or sales representative.

# Typographic Conventions

This document uses the typographic conventions shown below.

Visual Cue	Meaning
Bold Type with Initial Capital Letters	Command names, dialog box titles, checkbox options, and dialog box options are shown in bold, initial capital letters. Example: <b>Save As</b> dialog box.
bold type	External timing parameters, directory names, project names, disk drive names, filenames, filename extensions, and software utility names are shown in bold type. Examples: <b>f</b> <sub>MAX</sub> , <b>\qdesigns</b> directory, <b>d:</b> drive, <b>chiptrip.gdf</b> file.
Italic Type with Initial Capital Letters	Document titles are shown in italic type with initial capital letters. Example: <i>AN 75: High-Speed Board Design.</i>

# Document Revision History

Table 1–6 shows the revision history for this chapter.

Table 1–6. Docu	ment Revision History	
Date and Document Version	Changes Made	Summary of Changes
May 2007, v4.2	Moved Document Revision History to the end of the chapter.	_
April 2006, v4.1	<ul> <li>Updated "Features" section.</li> <li>Removed Note 4 from Table 1–2.</li> <li>Updated Table 1–4.</li> </ul>	_
December 2005, v4.0	<ul> <li>Updated Tables 1–2, 1–4, and 1–5.</li> <li>Updated Figure 2–43.</li> </ul>	_
July 2005, v3.1	<ul> <li>Added vertical migration information, including Table 1–4.</li> <li>Updated Table 1–5.</li> </ul>	_
May 2005, v3.0	<ul><li>Updated "Features" section.</li><li>Updated Table 1–2.</li></ul>	_
March 2005, v2.1	Updated "Introduction" and "Features" sections.	_
January 2005, v2.0	Added note to Table 1–2.	_
October 2004, v1.2	Updated Tables 1–2, 1–3, and 1–5.	_
July 2004, v1.1	<ul> <li>Updated Tables 1–1 and 1–2.</li> <li>Updated "Features" section.</li> </ul>	—
February 2004, v1.0	Added document to the Stratix II Device Handbook.	_





Table 2–5. DSP Blocks in Stratix II Devices         Note (1)							
Device	DSP Blocks	Total 9 × 9 Multipliers	Total 18 × 18 Multipliers	Total 36 × 36 Multipliers			
EP2S15	12	96	48	12			
EP2S30	16	128	64	16			
EP2S60	36	288	144	36			
EP2S90	48	384	192	48			
EP2S130	63	504	252	63			
EP2S180	96	768	384	96			

Table 2–5 shows the number of DSP blocks in each Stratix II device.

#### Note to Table 2–5:

(1) Each device has either the numbers of  $9 \times 9$ -,  $18 \times 18$ -, or  $36 \times 36$ -bit multipliers shown. The total number of multipliers for each device is not the sum of all the multipliers.

DSP block multipliers can optionally feed an adder/subtractor or accumulator in the block depending on the configuration. This makes routing to ALMs easier, saves ALM routing resources, and increases performance, because all connections and blocks are in the DSP block. Additionally, the DSP block input registers can efficiently implement shift registers for FIR filter applications, and DSP blocks support Q1.15 format rounding and saturation.

Figure 2–28 shows the top-level diagram of the DSP block configured for  $18 \times 18$ -bit multiplier mode.

# PLLs & Clock Networks

Stratix II devices provide a hierarchical clock structure and multiple PLLs with advanced features. The large number of clocking resources in combination with the clock synthesis precision provided by enhanced and fast PLLs provides a complete clock management solution.

### **Global & Hierarchical Clocking**

Stratix II devices provide 16 dedicated global clock networks and 32 regional clock networks (eight per device quadrant). These clocks are organized into a hierarchical clock structure that allows for up to 24 clocks per device region with low skew and delay. This hierarchical clocking scheme provides up to 48 unique clock domains in Stratix II devices.

There are 16 dedicated clock pins (CLK [15..0]) to drive either the global or regional clock networks. Four clock pins drive each side of the device, as shown in Figures 2–31 and 2–32. Internal logic and enhanced and fast PLL outputs can also drive the global and regional clock networks. Each global and regional clock has a clock control block, which controls the selection of the clock source and dynamically enables/disables the clock to reduce power consumption. Table 2–8 shows global and regional clock features.

Table 2–8. Global & Regional Clock Features									
Feature	Global Clocks	Regional Clocks							
Number per device	16	32							
Number available per quadrant	16	8							
Sources	CLK pins, PLL outputs, or internal logic	CLK pins, PLL outputs, or internal logic							
Dynamic clock source selection	<ul><li>✓ (1)</li></ul>								
Dynamic enable/disable	$\checkmark$	$\checkmark$							

## Table 2–8. Global & Regional Clock Features

*Note to Table 2–8:* 

 Dynamic source clock selection is supported for selecting between CLKp pins and PLL outputs only.

#### Global Clock Network

These clocks drive throughout the entire device, feeding all device quadrants. The global clock networks can be used as clock sources for all resources in the device-IOEs, ALMs, DSP blocks, and all memory blocks. These resources can also be used for control signals, such as clock enables and synchronous or asynchronous clears fed from the external pin. The global clock networks can also be driven by internal logic for internally generated global clocks and asynchronous clears, clock enables, or other control signals with large fanout. Figure 2–31 shows the 16 dedicated CLK pins driving global clock networks.



Figure 2–31. Global Clocking

### Regional Clock Network

There are eight regional clock networks RCLK [7..0] in each quadrant of the Stratix II device that are driven by the dedicated CLK [15..0] input pins, by PLL outputs, or by internal logic. The regional clock networks provide the lowest clock delay and skew for logic contained in a single quadrant. The CLK clock pins symmetrically drive the RCLK networks in a particular quadrant, as shown in Figure 2–32.



#### Figure 2–33. Dual-Regional Clocks

#### Combined Resources

Within each quadrant, there are 24 distinct dedicated clocking resources consisting of 16 global clock lines and eight regional clock lines. Multiplexers are used with these clocks to form busses to drive LAB row clocks, column IOE clocks, or row IOE clocks. Another multiplexer is used at the LAB level to select three of the six row clocks to feed the ALM registers in the LAB (see Figure 2–34).

Figure 2–34. Hierarchical Clock Networks Per Quadrant





Figure 2–53. Input Timing Diagram in DDR Mode

When using the IOE for DDR outputs, the two output registers are configured to clock two data paths from ALMs on rising clock edges. These output registers are multiplexed by the clock to drive the output pin at a ×2 rate. One output register clocks the first bit out on the clock high time, while the other output register clocks the second bit out on the clock low time. Figure 2–54 shows the IOE configured for DDR output. Figure 2–55 shows the DDR output timing diagram.

Table 2–25. EP2S130 Differential Channels     Note (1)										
Paakago	Transmitter/	Total		Center F	ast PLLs	1	C	orner Fas	st PLLs (	(4)
гаскаус	Receiver	Channels	PLL 1	PLL 2	PLL 3	PLL 4	PLL 7	PLL 8	PLL 9	PLL 10
780-pin	Transmitter	64 <i>(2)</i>	16	16	16	16	-	-	-	
FineLine BGA		(3)	32	32	32	32	-	-	-	-
	Receiver	68 <i>(2)</i>	17	17	17	17	-	-	-	-
		(3)	34	34	34	34	-	-	-	
1,020-pin	Transmitter	88 <i>(2)</i>	22	22	22	22	22	22	22	22
FineLine BGA		(3)	44	44	44	44	-	-	-	-
	Receiver	92 <i>(2)</i>	23	23	23	23	23	23	23	23
		(3)	46	46	46	46	-	-	-	-
1,508-pin	Transmitter	156 <i>(2)</i>	37	41	41	37	37	41	41	37
FineLine BGA		(3)	78	78	78	78	-	-	-	-
	Receiver	156 <i>(2)</i>	37	41	41	37	37	41	41	37
		(3)	78	78	78	78	-	-	-	-

Table 2–26. EP2S180 Differential Channels     Note (1)										
Package	Transmitter/	nsmitter/ Total		Center Fast PLLs				Corner Fast PLLs (4)		
	Receiver	Channels	PLL 1	PLL 2	PLL 3	PLL 4	PLL 7	PLL 8	PLL 9	PLL 10
1,020-pin	Transmitter	88 <i>(2)</i>	22	22	22	22	22	22	22	22
FineLine BGA		(3)	44	44	44	44	-	-	-	-
	Receiver	92 <i>(2)</i>	23	23	23	23	23	23	23	23
		(3)	46	46	46	46	-	-	-	-
1,508-pin	Transmitter	156 <i>(2)</i>	37	41	41	37	37	41	41	37
FineLine BGA		(3)	78	78	78	78	-	-	-	-
	Receiver	156 <i>(2)</i>	37	41	41	37	37	41	41	37
		(3)	78	78	78	78	-	-	-	-

#### Notes to Tables 2–21 to 2–26:

- (1) The total number of receiver channels includes the four non-dedicated clock channels that can be optionally used as data channels.
- (2) This is the maximum number of channels the PLLs can directly drive.
- (3) This is the maximum number of channels if the device uses cross bank channels from the adjacent center PLL.
- (4) The channels accessible by the center fast PLL overlap with the channels accessible by the corner fast PLL. Therefore, the total number of channels is not the addition of the number of channels accessible by PLLs 1, 2, 3, and 4 with the number of channels accessible by PLLs 7, 8, 9, and 10.

# Document Revision History

Table 2–27 shows the revision history for this chapter.

Table 2–27. De	ocument Revision History (Part 1 of 2)	
Date and Document Version	Changes Made	Summary of Changes
May 2007, v4.3	Updated "Clock Control Block" section.	—
	Updated note in the "Clock Control Block" section.	—
	Deleted Tables 2-11 and 2-12.	—
	Updated notes to: Figure 2–41 Figure 2–42 Figure 2–43 Figure 2–45	_
	Updated notes to Table 2-18.	—
	Moved Document Revision History to end of the chapter.	—
August 2006, v4.2	Updated Table 2–18 with note.	_
April 2006, v4.1	<ul> <li>Updated Table 2–13.</li> <li>Removed Note 2 from Table 2–16.</li> <li>Updated "On-Chip Termination" section and Table 2–19 to include parallel termination with calibration information.</li> <li>Added new "On-Chip Parallel Termination with Calibration" section.</li> <li>Updated Figure 2–44.</li> </ul>	<ul> <li>Added parallel on- chip termination description and specification.</li> <li>Changed RCLK names to match the Quartus II software in Table 2–13.</li> </ul>
December 2005, v4.0	Updated "Clock Control Block" section.	—
July 2005, v3.1	<ul> <li>Updated HyperTransport technology information in Table 2–18.</li> <li>Updated HyperTransport technology information in Figure 2–57.</li> <li>Added information on the asynchronous clear signal.</li> </ul>	_
May 2005, v3.0	<ul> <li>Updated "Functional Description" section.</li> <li>Updated Table 2–3.</li> <li>Updated "Clock Control Block" section.</li> <li>Updated Tables 2–17 through 2–19.</li> <li>Updated Tables 2–20 through 2–22.</li> <li>Updated Figure 2–57.</li> </ul>	
March 2005, 2.1	<ul> <li>Updated "Functional Description" section.</li> <li>Updated Table 2–3.</li> </ul>	_

#### P

An encryption configuration file is the same size as a nonencryption configuration file. When using a serial configuration scheme such as passive serial (PS) or active serial (AS), configuration time is the same whether or not the design security feature is enabled. If the fast passive parallel (FPP) scheme us used with the design security or decompression feature, a 4× DCLK is required. This results in a slower configuration time when compared to the configuration time of an FPGA that has neither the design security, nor decompression feature enabled. For more information about this feature, refer to *AN 341: Using the Design Security Feature in Stratix II Devices.* Contact your local Altera sales representative to request this document.

#### Device Configuration Data Decompression

Stratix II FPGAs support decompression of configuration data, which saves configuration memory space and time. This feature allows you to store compressed configuration data in configuration devices or other memory, and transmit this compressed bit stream to Stratix II FPGAs. During configuration, the Stratix II FPGA decompresses the bit stream in real time and programs its SRAM cells.

Stratix II FPGAs support decompression in the FPP (when using a MAX II device/microprocessor and flash memory), AS and PS configuration schemes. Decompression is not supported in the PPA configuration scheme nor in JTAG-based configuration.

### Remote System Upgrades

Shortened design cycles, evolving standards, and system deployments in remote locations are difficult challenges faced by modern system designers. Stratix II devices can help effectively deal with these challenges with their inherent re-programmability and dedicated circuitry to perform remote system updates. Remote system updates help deliver feature enhancements and bug fixes without costly recalls, reduce time to market, and extend product life.

Stratix II FPGAs feature dedicated remote system upgrade circuitry to facilitate remote system updates. Soft logic (Nios<sup>®</sup> processor or user logic) implemented in the Stratix II device can download a new configuration image from a remote location, store it in configuration memory, and direct the dedicated remote system upgrade circuitry to initiate a reconfiguration cycle. The dedicated circuitry performs error detection during and after the configuration process, recovers from any error condition by reverting back to a safe configuration image, and provides



Figure 4–1. Hot Socketing Circuit Block Diagram for Stratix II Devices

The POR circuit monitors V<sub>CCINT</sub> voltage level and keeps I/O pins tristated until the device is in user mode. The weak pull-up resistor (R) from the I/O pin to V<sub>CCIO</sub> is present to keep the I/O pins from floating. The 3.3-V tolerance control circuit permits the I/O pins to be driven by 3.3 V before V<sub>CCIO</sub> and/or V<sub>CCINT</sub> and/or V<sub>CCPD</sub> are powered, and it prevents the I/O pins from driving out when the device is not in user mode. The hot socket circuit prevents I/O pins from internally powering V<sub>CCIO</sub>, V<sub>CCINT</sub>, and V<sub>CCPD</sub> when driven by external signals before the device is powered.

Figure 4–2 shows a transistor level cross section of the Stratix II device I/O buffers. This design ensures that the output buffers do not drive when V<sub>CCIO</sub> is powered before V<sub>CCINT</sub> or if the I/O pad voltage is higher than V<sub>CCIO</sub>. This also applies for sudden voltage spikes during hot insertion. There is no current path from signal I/O pins to V<sub>CCINT</sub> or V<sub>CCIO</sub> or V<sub>CCPD</sub> during hot insertion. The V<sub>PAD</sub> leakage current charges the 3.3-V tolerant circuit capacitance.

Table 5–2	Table 5–27. 1.8-V HSTL Class II Specifications									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit				
V <sub>CCIO</sub>	Output supply voltage		1.71	1.80	1.89	V				
V <sub>REF</sub>	Input reference voltage		0.85	0.90	0.95	V				
$V_{TT}$	Termination voltage		0.85	0.90	0.95	V				
V <sub>IH</sub> (DC)	DC high-level input voltage		V <sub>REF</sub> + 0.1			V				
V <sub>IL</sub> (DC)	DC low-level input voltage		-0.3		V <sub>REF</sub> – 0.1	V				
V <sub>IH</sub> (AC)	AC high-level input voltage		V <sub>REF</sub> + 0.2			V				
V <sub>IL</sub> (AC)	AC low-level input voltage				V <sub>REF</sub> - 0.2	V				
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = 16 mA <i>(1)</i>	$V_{CCIO} - 0.4$			V				
V <sub>OL</sub>	Low-level output voltage	I <sub>OH</sub> = -16 mA <i>(1)</i>			0.4	V				

*Note to Table 5–27:* 

(1) This specification is supported across all the programmable drive settings available for this I/O standard as shown in the *Stratix II Architecture* chapter in volume 1 of the *Stratix II Device Handbook*.

Table 5–28. 1.8-V HSTL Class I & II Differential Specifications									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit			
V <sub>CCIO</sub>	I/O supply voltage		1.71	1.80	1.89	V			
V <sub>DIF</sub> (DC)	DC input differential voltage		0.2		V <sub>CCIO</sub> + 0.6 V	V			
V <sub>CM</sub> (DC)	DC common mode input voltage		0.78		1.12	V			
V <sub>DIF</sub> (AC)	AC differential input voltage		0.4		V <sub>CCIO</sub> + 0.6 V	V			
V <sub>OX</sub> (AC)	AC differential cross point voltage		0.68		0.90	V			

#### Figure 5–5. Measurement Setup for t<sub>xz</sub> Note (1)







*Note to Figure 5–5:* 

(1)  $V_{\text{CCINT}}$  is 1.12 V for this measurement.

Table 5–38. IOE Internal Timing Microparameters										
Sumbol		-3 Speed Grade (1)		-3 Speed Grade (2)		-4 Speed Grade		-5 Speed Grade		Unit
Symbol	Farameter	Min <i>(3)</i>	Max	Min <i>(3)</i>	Max	Min (4)	Max	Min (3)	Max	UIII
t <sub>SU</sub>	IOE input and output register setup time before clock	122		128		140 140		163		ps
t <sub>H</sub>	IOE input and output register hold time after clock	72		75		82 82		96		ps
t <sub>co</sub>	IOE input and output register clock-to- output delay	101	169	101	177	97 101	194	101	226	ps
t <sub>pin2combout_r</sub>	Row input pin to IOE combinational output	410	760	410	798	391 410	873	410	1,018	ps
t <sub>рім2</sub> сомвоит_с	Column input pin to IOE combinational output	428	787	428	825	408 428	904	428	1,054	ps
t <sub>combin2pin_r</sub>	Row IOE data input to combinational output pin	1,101	2,026	1,101	2,127	1,049 1,101	2,329	1,101	2,439	ps
t <sub>сомвіл2ріл_с</sub>	Column IOE data input to combinational output pin	991	1,854	991	1,946	944 991	2,131	991	2,246	ps
t <sub>CLR</sub>	Minimum clear pulse width	200		210		229 229		268		ps
t <sub>PRE</sub>	Minimum preset pulse width	200		210		229 229		268		ps
t <sub>clkl</sub>	Minimum clock low time	600		630		690 690		804		ps
t <sub>CLKH</sub>	Minimum clock high time	600		630		690 690		804		ps

#### Notes to Table 5–38:

(1) These numbers apply to -3 speed grade EP2S15, EP2S30, EP2S60, and EP2S90 devices.

(2) These numbers apply to -3 speed grade EP2S130 and EP2S180 devices.

- (3) For the -3 and -5 speed grades, the minimum timing is for the commercial temperature grade. Only -4 speed grade devices offer the industrial temperature grade.
- (4) For the -4 speed grade, the first number is the minimum timing parameter for industrial devices. The second number is the minimum timing parameter for commercial devices.

Table 5–39. DSP Block Internal Timing Microparameters (Part 2 of 2)										
Symbol	Parameter	-3 Speed Grade (1)		-3 Speed Grade (2)		-4 Speed Grade		-5 Speed Grade		Unit
		Min (3)	Max	Min (3)	Max	Min (4)	Max	Min (3)	Max	Unit
t <sub>olkl</sub>	Minimum clock low time	1,190		1,249		1,368 1,368		1,594		ps
t <sub>CLKH</sub>	Minimum clock high time	1,190		1,249		1,368 1,368		1,594		ps

Notes to Table 5–39:

(1) These numbers apply to -3 speed grade EP2S15, EP2S30, EP2S60, and EP2S90 devices.

(2) These numbers apply to -3 speed grade EP2S130 and EP2S180 devices.

(3) For the -3 and -5 speed grades, the minimum timing is for the commercial temperature grade. Only -4 speed grade devices offer the industrial temperature grade.

(4) For the -4 speed grade, the first number is the minimum timing parameter for industrial devices. The second number is the minimum timing parameter for commercial devices.

Table 5–40. M512 Block Internal Timing Microparameters (Part 1 of 2)       Note (1)										
	<b>.</b> .	-3 Speed Grade (2)		-3 Speed Grade <i>(</i> 3)		-4 Speed Grade		-5 Speed Grade		
Symbol	Falameter	Min (4)	Max	Min (4)	Max	Min (5)	Max	Min (4)	Max	UIII
t <sub>M512RC</sub>	Synchronous read cycle time	2,089	2,318	2,089	2.433	1,989 2,089	2,664	2,089	3,104	ps
t <sub>M512WERESU</sub>	Write or read enable setup time before clock	22		23		25 25		29		ps
t <sub>M512WEREH</sub>	Write or read enable hold time after clock	203		213		233 233		272		ps
t <sub>m512DATASU</sub>	Data setup time before clock	22		23		25 25		29		ps
t <sub>m512DATAH</sub>	Data hold time after clock	203		213		233 233		272		ps
t <sub>m512waddrsu</sub>	Write address setup time before clock	22		23		25 25		29		ps
t <sub>m512waddrh</sub>	Write address hold time after clock	203		213		233 233		272		ps
t <sub>m512RADDRSU</sub>	Read address setup time before clock	22		23		25 25		29		ps
t <sub>m512RADDRH</sub>	Read address hold time after clock	203		213		233 233		272		ps

### **IOE Programmable Delay**

See Tables 5–69 and 5–70 for IOE	programmable delay.
----------------------------------	---------------------

Table 5–69. Stratix II IOE Programmable Delay on Column Pins       Note (1)										
		Available	Mini Timir	mum 1g <i>(2)</i>	-3 S Grad	peed Ie <i>(3)</i>	-4 S  Gra	peed ade	-5 S  Gra	peed ade
Parameter	Paths Affected	Settings	Min Offset (ps)	Max Offset (ps)	Min Offset (ps)	Max Offset (ps)	Min Offset (ps)	Max Offset (ps)	Min Offset (ps)	Max Offset (ps)
Input delay from pin to internal cells	Pad to I/O dataout to logic array	8	0 0	1,696 1,781	0 0	2,881 3,025	0	3,313	0	3,860
Input delay from pin to input register	Pad to I/O input register	64	0 0	1,955 2,053	0 0	3,275 3,439	0	3,766	0	4,388
Delay from output register to output pin	I/O output register to pad	2	0 0	316 332	0 0	500 525	0	575	0	670
Output enable pin delay	$t_{XZ}, t_{ZX}$	2	0 0	305 320	0 0	483 507	0	556	0	647

Notes to Table 5–69:

(1) The incremental values for the settings are generally linear. For the exact delay associated with each setting, use the latest version of the Quartus II software.

(2) The first number is the minimum timing parameter for industrial devices. The second number is the minimum timing parameter for commercial devices.

(3) The first number applies to -3 speed grade EP2S15, EP2S30, EP2S60, and EP2S90 devices. The second number applies to -3 speed grade EP2S130 and EP2S180 devices.

Therefore, the DCD percentage for the 267 MHz SSTL-2 Class II DDIO row output clock on a -3 device ranges from 48.4% to 51.6%.

Table 5-83.Maximum DCD for DDIO Output on Row I/O Pins Without PLL in the Clock Path for -4 & -5DevicesNotes (1), (2)								
Maximum DCD Based on I/O Standard of Input Feeding the DDIO Clock Port (No PLL in the Clock Path)								
Row DDIO Output I/O Standard	TTL/CMOS		SSTL-2	SSTL/HSTL	LVDS/ HyperTransport Technology	Unit		
	3.3/2.5 V	1.8/1.5 V	2.5 V	1.8/1.5 V	3.3 V			
3.3-V LVTTL	440	495	170	160	105	ps		
3.3-V LVCMOS	390	450	120	110	75	ps		
2.5 V	375	430	105	95	90	ps		
1.8 V	325	385	90	100	135	ps		
1.5-V LVCMOS	430	490	160	155	100	ps		
SSTL-2 Class I	355	410	85	75	85	ps		
SSTL-2 Class II	350	405	80	70	90	ps		
SSTL-18 Class I	335	390	65	65	105	ps		
1.8-V HSTL Class I	330	385	60	70	110	ps		
1.5-V HSTL Class I	330	390	60	70	105	ps		
LVDS/ HyperTransport technology	180	180	180	180	180	ps		

Notes to Table 5–83:

ſ

(1) Table 5–83 assumes the input clock has zero DCD.

(2) The DCD specification is based on a no logic array noise condition.

Table 5–84. Maximum DCD for DDIO Output on Column I/O Pins Without PLL in the Clock Path for -3         Devices (Part 1 of 2)       Notes (1), (2)									
	Maximum DCD Based on I/O Standard of Input Feeding the DDIO Clock Port (No PLL in the Clock Path)								
DDIO Column Output I/O Standard	TTL/C	CMOS	SSTL-2 SSTL/HSTL		1.2-V HSTL	Unit			
	3.3/2.5 V	1.8/1.5 V	2.5 V	1.8/1.5 V	1.2 V				
3.3-V LVTTL	260	380	145	145	145	ps			
3.3-V LVCMOS	210	330	100	100	100	ps			
2.5 V	195	315	85	85	85	ps			

1

Table 5–97. DQS Phase Jitter Specifications for DLL-Delayed Clock         (tDQS PHASE_JITTER) Note (1)					
Number of DQS Delay Buffer Stages (2)	DQS Phase Jitter	Unit			
1	30	ps			
2	60	ps			
3	90	ps			
4	120	ps			

#### Notes to Table 5–97:

- (1) Peak-to-peak phase jitter on the phase shifted DDS clock (digital jitter is caused by DLL tracking).
- (2) Delay stages used for requested DQS phase shift are reported in your project's Compilation Report in the Quartus II software.

Table 5–98. DQS Phase-Shift Error Specifications for DLL-Delayed Clock (tDQS_PSERR)       (1)							
Number of DQS Delay Buffer Stages $(2)$	–3 Speed Grade	–4 Speed Grade	–5 Speed Grade	Unit			
1	25	30	35	ps			
2	50	60	70	ps			
3	75	90	105	ps			
4	100	120	140	ps			

#### *Notes to Table 5–98:*

- (1) This error specification is the absolute maximum and minimum error. For example, skew on three delay buffer stages in a C3 speed grade is 75 ps or  $\pm$  37.5 ps.
- (2) Delay stages used for requested DQS phase shift are reported in your project's Compilation Report in the Quartus II software.

Table 5–99. DQS Bus Clock Skew Adder Specifications (tDQS_CLOCK_SKEW_ADDER)							
Mode	DQS Clock Skew Adder	Unit					
×4 DQ per DQS	40	ps					
×9 DQ per DQS	70	ps					
×18 DQ per DQS	75	ps					
×36 DQ per DQS	95	ps					

#### Note to Table 5-99:

(1) This skew specification is the absolute maximum and minimum skew. For example, skew on a ×4 DQ group is 40 ps or ±20 ps.