



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)


Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 6627 |
| Number of Logic Elements/Cells | 132540 |
| Total RAM Bits | 6747840 |
| Number of I/O | 1126 |
| Number of Gates | - |
| Voltage - Supply | 1.15V ~ 1.25V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 1508-BBGA, FCBGA |
| Supplier Device Package | 1508-FBGA, FC (40x40) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/ep2s130f1508c5n |

Figure 2–14. Example of a 3-bit Add Utilizing Shared Arithmetic Mode

Shared Arithmetic Chain

In addition to the dedicated carry chain routing, the shared arithmetic chain available in shared arithmetic mode allows the ALM to implement a three-input add. This significantly reduces the resources necessary to implement large adder trees or correlator functions.

The shared arithmetic chains can begin in either the first or fifth ALM in an LAB. The Quartus II Compiler creates shared arithmetic chains longer than 16 (8 ALMs in arithmetic or shared arithmetic mode) by linking LABs together automatically. For enhanced fitting, a long shared



Figure 2–19. M512 RAM Block Control Signals

Figure 2–27 shows one of the columns with surrounding LAB rows.

Figure 2–27. DSP Blocks Arranged in Columns



IOE clocks have row and column block regions that are clocked by eight I/O clock signals chosen from the 24 quadrant clock resources. **Figures 2–35** and **2–36** show the quadrant relationship to the I/O clock regions.

Figure 2–35. EP2S15 & EP2S30 Device I/O Clock Groups





Figure 2–42. Global & Regional Clock Connections from Corner Clock Pins & Fast PLL Outputs *Note (1)*



Note to Figure 2–42:

- (1) The corner fast PLLs can also be driven through the global or regional clock networks. The global or regional clock input can be driven by an output from another PLL, a pin-driven dedicated global or regional clock, or through a clock control block, provided the clock control block is fed by an output from another PLL or a pin-driven dedicated global or regional clock. An internally generated global signal cannot drive the PLL.

Each I/O bank has its own V_{CCIO} pins. A single device can support 1.5-, 1.8-, 2.5-, and 3.3-V interfaces; each bank can support a different V_{CCIO} level independently. Each bank also has dedicated V_{REF} pins to support the voltage-referenced standards (such as SSTL-2). The PLL banks utilize the adjacent V_{REF} group when voltage-referenced standards are implemented. For example, if an SSTL input is implemented in PLL bank 10, the voltage level at V_{REFB7} is the reference voltage level for the SSTL input.

I/O pins that reside in PLL banks 9 through 12 are powered by the $VCC_PLL<5, 6, 11, \text{ or } 12>_OUT$ pins, respectively. The EP2S60F484, EP2S60F780, EP2S90H484, EP2S90F780, and EP2S130F780 devices do not support PLLs 11 and 12. Therefore, any I/O pins that reside in bank 11 are powered by the V_{CCIO3} pin, and any I/O pins that reside in bank 12 are powered by the V_{CCIO8} pin.

Each I/O bank can support multiple standards with the same V_{CCIO} for input and output pins. Each bank can support one V_{REF} voltage level. For example, when V_{CCIO} is 3.3 V, a bank can support LVTTTL, LVCMOS, and 3.3-V PCI for inputs and outputs.

On-Chip Termination

Stratix II devices provide differential (for the LVDS or HyperTransport technology I/O standard), series, and parallel on-chip termination to reduce reflections and maintain signal integrity. On-chip termination simplifies board design by minimizing the number of external termination resistors required. Termination can be placed inside the package, eliminating small stubs that can still lead to reflections.

Stratix II devices provide four types of termination:

- Differential termination (R_D)
- Series termination (R_S) without calibration
- Series termination (R_S) with calibration
- Parallel termination (R_T) with calibration

Table 2–17. On-Chip Termination Support by I/O Banks (Part 2 of 2)

| On-Chip Termination Support | I/O Standard Support | Top & Bottom Banks | Left & Right Banks |
|---------------------------------------|---------------------------|--------------------|--------------------|
| Series termination with calibration | 3.3-V LVTTTL | ✓ | |
| | 3.3-V LVCMOS | ✓ | |
| | 2.5-V LVTTTL | ✓ | |
| | 2.5-V LVCMOS | ✓ | |
| | 1.8-V LVTTTL | ✓ | |
| | 1.8-V LVCMOS | ✓ | |
| | 1.5-V LVTTTL | ✓ | |
| | 1.5-V LVCMOS | ✓ | |
| | SSTL-2 Class I and II | ✓ | |
| | SSTL-18 Class I and II | ✓ | |
| | 1.8-V HSTL Class I | ✓ | |
| | 1.8-V HSTL Class II | ✓ | |
| | 1.5-V HSTL Class I | ✓ | |
| | 1.2-V HSTL | ✓ | |
| Parallel termination with calibration | SSTL-2 Class I and II | ✓ | |
| | SSTL-18 Class I and II | ✓ | |
| | 1.8-V HSTL Class I | ✓ | |
| | 1.8-V HSTL Class II | ✓ | |
| | 1.5-V HSTL Class I and II | ✓ | |
| | 1.2-V HSTL | ✓ | |
| Differential termination (1) | LVDS | | ✓ |
| | HyperTransport technology | | ✓ |

Note to Table 2–17:

- (1) Clock pins CLK1, CLK3, CLK9, CLK11, and pins FPLL[7..10] CLK do not support differential on-chip termination. Clock pins CLK0, CLK2, CLK8, and CLK10 do support differential on-chip termination. Clock pins in the top and bottom banks (CLK[4..7, 12..15]) do not support differential on-chip termination.

Differential On-Chip Termination

Stratix II devices support internal differential termination with a nominal resistance value of 100 Ω for LVDS or HyperTransport technology input receiver buffers. LVPECL input signals (supported on clock pins only) require an external termination resistor. Differential on-chip termination is supported across the full range of supported differential data rates as shown in the *DC & Switching Characteristics* chapter in volume 1 of the *Stratix II Device Handbook*.



For more information on differential on-chip termination, refer to the *High-Speed Differential I/O Interfaces with DPA in Stratix II & Stratix II GX Devices* chapter in volume 2 of the *Stratix II Device Handbook* or the *Stratix II GX Device Handbook*.



For more information on tolerance specifications for differential on-chip termination, refer to the *DC & Switching Characteristics* chapter in volume 1 of the *Stratix II Device Handbook*.

On-Chip Series Termination Without Calibration


Stratix II devices support driver impedance matching to provide the I/O driver with controlled output impedance that closely matches the impedance of the transmission line. As a result, reflections can be significantly reduced. Stratix II devices support on-chip series termination for single-ended I/O standards with typical R_S values of 25 and 50 Ω . Once matching impedance is selected, current drive strength is no longer selectable. [Table 2–17](#) shows the list of output standards that support on-chip series termination without calibration.

On-Chip Series Termination with Calibration

Stratix II devices support on-chip series termination with calibration in column I/O pins in top and bottom banks. There is one calibration circuit for the top I/O banks and one circuit for the bottom I/O banks. Each on-chip series termination calibration circuit compares the total impedance of each I/O buffer to the external 25- or 50- Ω resistors connected to the RUP and RDN pins, and dynamically enables or disables the transistors until they match. Calibration occurs at the end of device configuration. Once the calibration circuit finds the correct impedance, it powers down and stops changing the characteristics of the drivers.



For more information on series on-chip termination supported by Stratix II devices, refer to the *Selectable I/O Standards in Stratix II & Stratix II GX Devices* chapter in volume 2 of the *Stratix II Device Handbook* or the *Stratix II GX Device Handbook*.



(1) See [Tables 2-22 through 2-26](#) for the number of channels each device supports.

Operating Conditions

Stratix® II devices are offered in both commercial and industrial grades. Industrial devices are offered in -4 speed grades and commercial devices are offered in -3 (fastest), -4, -5 speed grades.

Tables 5–1 through 5–32 provide information about absolute maximum ratings, recommended operating conditions, DC electrical characteristics, and other specifications for Stratix II devices.

Absolute Maximum Ratings

Table 5–1 contains the absolute maximum ratings for the Stratix II device family.

| Table 5–1. Stratix II Device Absolute Maximum Ratings <i>Notes (1), (2), (3)</i> | | | | | |
|---|-------------------------------|-------------------------|----------------|----------------|-------------|
| Symbol | Parameter | Conditions | Minimum | Maximum | Unit |
| V_{CCINT} | Supply voltage | With respect to ground | –0.5 | 1.8 | V |
| V_{CCIO} | Supply voltage | With respect to ground | –0.5 | 4.6 | V |
| V_{CCPD} | Supply voltage | With respect to ground | –0.5 | 4.6 | V |
| V_{CCA} | Analog power supply for PLLs | With respect to ground | –0.5 | 1.8 | V |
| V_{CCD} | Digital power supply for PLLs | With respect to ground | –0.5 | 1.8 | V |
| V_I | DC input voltage (4) | | –0.5 | 4.6 | V |
| I_{OUT} | DC output current, per pin | | –25 | 40 | mA |
| T_{STG} | Storage temperature | No bias | –65 | 150 | °C |
| T_J | Junction temperature | BGA packages under bias | –55 | 125 | °C |

Notes to Tables 5–1

- (1) See the *Operating Requirements for Altera Devices Data Sheet*.
- (2) Conditions beyond those listed in Table 5–1 may cause permanent damage to a device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.
- (3) Supply voltage specifications apply to voltage readings taken at the device pins, not at the power supply.
- (4) During transitions, the inputs may overshoot to the voltage shown in Table 5–2 based upon the input duty cycle. The DC case is equivalent to 100% duty cycle. During transitions, the inputs may undershoot to –2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

Table 5–14. 3.3-V PCI Specifications (Part 2 of 2)

| Symbol | Parameter | Conditions | Minimum | Typical | Maximum | Unit |
|-----------------|---------------------------|-----------------------------|-----------------------|---------|-----------------------|------|
| V _{IL} | Low-level input voltage | | –0.3 | | $0.3 \times V_{CCIO}$ | V |
| V _{OH} | High-level output voltage | I _{OUT} = –500 µA | $0.9 \times V_{CCIO}$ | | | V |
| V _{OL} | Low-level output voltage | I _{OUT} = 1,500 µA | | | $0.1 \times V_{CCIO}$ | V |

Table 5–15. PCI-X Mode 1 Specifications

| Symbol | Parameter | Conditions | Minimum | Typical | Maximum | Unit |
|-------------------|---------------------------|-----------------------------|-----------------------|---------|------------------------|------|
| V _{CCIO} | Output supply voltage | | 3.0 | | 3.6 | V |
| V _{IH} | High-level input voltage | | $0.5 \times V_{CCIO}$ | | $V_{CCIO} + 0.5$ | V |
| V _{IL} | Low-level input voltage | | –0.30 | | $0.35 \times V_{CCIO}$ | V |
| V _{IPU} | Input pull-up voltage | | $0.7 \times V_{CCIO}$ | | | V |
| V _{OH} | High-level output voltage | I _{OUT} = –500 µA | $0.9 \times V_{CCIO}$ | | | V |
| V _{OL} | Low-level output voltage | I _{OUT} = 1,500 µA | | | $0.1 \times V_{CCIO}$ | V |

Table 5–16. SSTL-18 Class I Specifications

| Symbol | Parameter | Conditions | Minimum | Typical | Maximum | Unit |
|----------------------|-----------------------------|-------------------------------|-------------------|-----------|-------------------|------|
| V _{CCIO} | Output supply voltage | | 1.71 | 1.80 | 1.89 | V |
| V _{REF} | Reference voltage | | 0.855 | 0.900 | 0.945 | V |
| V _{TT} | Termination voltage | | $V_{REF} - 0.04$ | V_{REF} | $V_{REF} + 0.04$ | V |
| V _{IH} (DC) | High-level DC input voltage | | $V_{REF} + 0.125$ | | | V |
| V _{IL} (DC) | Low-level DC input voltage | | | | $V_{REF} - 0.125$ | V |
| V _{IH} (AC) | High-level AC input voltage | | $V_{REF} + 0.25$ | | | V |
| V _{IL} (AC) | Low-level AC input voltage | | | | $V_{REF} - 0.25$ | V |
| V _{OH} | High-level output voltage | I _{OH} = –6.7 mA (1) | $V_{TT} + 0.475$ | | | V |
| V _{OL} | Low-level output voltage | I _{OL} = 6.7 mA (1) | | | $V_{TT} - 0.475$ | V |

Note to Table 5–16:

- (1) This specification is supported across all the programmable drive settings available for this I/O standard as shown in the *Stratix II Architecture* chapter in volume 1 of the *Stratix II Device Handbook*.

Bus Hold Specifications

Table 5–29 shows the Stratix II device family bus hold specifications.

| Table 5–29. Bus Hold Parameters | | | | | | | | | | | | |
|---------------------------------|---|-------------------------|------|-------|------|-------|------|-------|------|-------|------|------|
| Parameter | Conditions | V _{CCIO} Level | | | | | | | | | | Unit |
| | | 1.2 V | | 1.5 V | | 1.8 V | | 2.5 V | | 3.3 V | | |
| | | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | |
| Low sustaining current | V _{IN} > V _{IL} (maximum) | 22.5 | | 25.0 | | 30.0 | | 50.0 | | 70.0 | | μA |
| High sustaining current | V _{IN} < V _{IH} (minimum) | –22.5 | | –25.0 | | –30.0 | | –50.0 | | –70.0 | | μA |
| Low overdrive current | 0 V < V _{IN} < V _{CCIO} | | 120 | | 160 | | 200 | | 300 | | 500 | μA |
| High overdrive current | 0 V < V _{IN} < V _{CCIO} | | –120 | | –160 | | –200 | | –300 | | –500 | μA |
| Bus-hold trip point | | 0.45 | 0.95 | 0.50 | 1.00 | 0.68 | 1.07 | 0.70 | 1.70 | 0.80 | 2.00 | V |

On-Chip Termination Specifications

Tables 5–30 and 5–31 define the specification for internal termination resistance tolerance when using series or differential on-chip termination.

| Table 5–30. Series On-Chip Termination Specification for Top & Bottom I/O Banks (Part 1 of 2) | | | | | |
|--|--|-------------------------------|----------------------|----------------|------|
| <i>Notes (1), 2</i> | | | | | |
| Symbol | Description | Conditions | Resistance Tolerance | | |
| | | | Commercial Max | Industrial Max | Unit |
| 25-Ω R _S 3.3/2.5 | Internal series termination with calibration (25-Ω setting) | V _{CCIO} = 3.3/2.5 V | ±5 | ±10 | % |
| | Internal series termination without calibration (25-Ω setting) | V _{CCIO} = 3.3/2.5 V | ±30 | ±30 | % |

IOE Programmable Delay

See [Tables 5–69 and 5–70](#) for IOE programmable delay.

Table 5–69. Stratix II IOE Programmable Delay on Column Pins *Note (1)*

| Parameter | Paths Affected | Available Settings | Minimum Timing (2) | | -3 Speed Grade (3) | | -4 Speed Grade | | -5 Speed Grade | |
|--|-----------------------------------|--------------------|--------------------|-----------------|--------------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| | | | Min Offset (ps) | Max Offset (ps) | Min Offset (ps) | Max Offset (ps) | Min Offset (ps) | Max Offset (ps) | Min Offset (ps) | Max Offset (ps) |
| Input delay from pin to internal cells | Pad to I/O dataout to logic array | 8 | 0 0 | 1,696 1,781 | 0 0 | 2,881 3,025 | 0 | 3,313 | 0 | 3,860 |
| Input delay from pin to input register | Pad to I/O input register | 64 | 0 0 | 1,955 2,053 | 0 0 | 3,275 3,439 | 0 | 3,766 | 0 | 4,388 |
| Delay from output register to output pin | I/O output register to pad | 2 | 0 0 | 316 332 | 0 0 | 500 525 | 0 | 575 | 0 | 670 |
| Output enable pin delay | t_{xz} , t_{zx} | 2 | 0 0 | 305 320 | 0 0 | 483 507 | 0 | 556 | 0 | 647 |

Notes to Table 5–69:

- (1) The incremental values for the settings are generally linear. For the exact delay associated with each setting, use the latest version of the Quartus II software.
- (2) The first number is the minimum timing parameter for industrial devices. The second number is the minimum timing parameter for commercial devices.
- (3) The first number applies to -3 speed grade EP2S15, EP2S30, EP2S60, and EP2S90 devices. The second number applies to -3 speed grade EP2S130 and EP2S180 devices.

Table 5–71. Default Loading of Different I/O Standards for Stratix II (Part 2 of 2)

| I/O Standard | Capacitive Load | Unit |
|----------------------------------|-----------------|------|
| SSTL-2 Class II | 0 | pF |
| SSTL-18 Class I | 0 | pF |
| SSTL-18 Class II | 0 | pF |
| 1.5-V HSTL Class I | 0 | pF |
| 1.5-V HSTL Class II | 0 | pF |
| 1.8-V HSTL Class I | 0 | pF |
| 1.8-V HSTL Class II | 0 | pF |
| 1.2-V HSTL with OCT | 0 | pF |
| Differential SSTL-2 Class I | 0 | pF |
| Differential SSTL-2 Class II | 0 | pF |
| Differential SSTL-18 Class I | 0 | pF |
| Differential SSTL-18 Class II | 0 | pF |
| 1.5-V Differential HSTL Class I | 0 | pF |
| 1.5-V Differential HSTL Class II | 0 | pF |
| 1.8-V Differential HSTL Class I | 0 | pF |
| 1.8-V Differential HSTL Class II | 0 | pF |
| LVDS | 0 | pF |
| HyperTransport | 0 | pF |
| LVPECL | 0 | pF |

Table 5–75. Stratix II I/O Output Delay for Column Pins (Part 2 of 8)

| I/O Standard | Drive Strength | Parameter | Minimum Timing | | -3 Speed Grade (3) | -3 Speed Grade (4) | -4 Speed Grade | -5 Speed Grade | Unit |
|--------------|----------------|------------------|----------------|------------|-----------------------|-----------------------|----------------|----------------|------|
| | | | Industrial | Commercial | | | | | |
| LVCMOS | 4 mA | t _{OP} | 1041 | 1091 | 2036 | 2136 | 2340 | 2448 | ps |
| | | t _{DIP} | 1061 | 1113 | 2102 | 2206 | 2416 | 2538 | ps |
| | 8 mA | t _{OP} | 952 | 999 | 1786 | 1874 | 2053 | 2153 | ps |
| | | t _{DIP} | 972 | 1021 | 1852 | 1944 | 2129 | 2243 | ps |
| | 12 mA | t _{OP} | 926 | 971 | 1720 | 1805 | 1977 | 2075 | ps |
| | | t _{DIP} | 946 | 993 | 1786 | 1875 | 2053 | 2165 | ps |
| | 16 mA | t _{OP} | 933 | 978 | 1693 | 1776 | 1946 | 2043 | ps |
| | | t _{DIP} | 953 | 1000 | 1759 | 1846 | 2022 | 2133 | ps |
| | 20 mA | t _{OP} | 921 | 965 | 1677 | 1759 | 1927 | 2025 | ps |
| | | t _{DIP} | 941 | 987 | 1743 | 1829 | 2003 | 2115 | ps |
| | 24 mA (1) | t _{OP} | 909 | 954 | 1659 | 1741 | 1906 | 2003 | ps |
| | | t _{DIP} | 929 | 976 | 1725 | 1811 | 1982 | 2093 | ps |
| 2.5 V | 4 mA | t _{OP} | 1004 | 1053 | 2063 | 2165 | 2371 | 2480 | ps |
| | | t _{DIP} | 1024 | 1075 | 2129 | 2235 | 2447 | 2570 | ps |
| | 8 mA | t _{OP} | 955 | 1001 | 1841 | 1932 | 2116 | 2218 | ps |
| | | t _{DIP} | 975 | 1023 | 1907 | 2002 | 2192 | 2308 | ps |
| | 12 mA | t _{OP} | 934 | 980 | 1742 | 1828 | 2002 | 2101 | ps |
| | | t _{DIP} | 954 | 1002 | 1808 | 1898 | 2078 | 2191 | ps |
| | 16 mA (1) | t _{OP} | 918 | 962 | 1679 | 1762 | 1929 | 2027 | ps |
| | | t _{DIP} | 938 | 984 | 1745 | 1832 | 2005 | 2117 | ps |

Table 5–78. Maximum Output Toggle Rate on Stratix II Devices (Part 3 of 5) *Note (1)*

| I/O Standard | Drive Strength | Column I/O Pins (MHz) | | | Row I/O Pins (MHz) | | | Clock Outputs (MHz) | | |
|--------------------------------------|-----------------|-----------------------|-----|-----|--------------------|-----|-----|---------------------|-----|-----|
| | | -3 | -4 | -5 | -3 | -4 | -5 | -3 | -4 | -5 |
| Differential SSTL-18 Class I (3) | 4 mA | 200 | 150 | 150 | 200 | 150 | 150 | 200 | 150 | 150 |
| | 6 mA | 350 | 250 | 200 | 350 | 250 | 200 | 350 | 250 | 200 |
| | 8 mA | 450 | 300 | 300 | 450 | 300 | 300 | 450 | 300 | 300 |
| | 10 mA | 500 | 400 | 400 | 500 | 400 | 400 | 500 | 400 | 400 |
| | 12 mA | 700 | 550 | 400 | 350 | 350 | 297 | 650 | 550 | 400 |
| Differential SSTL-18 Class II (3) | 8 mA | 200 | 200 | 150 | - | - | - | 200 | 200 | 150 |
| | 16 mA | 400 | 350 | 350 | - | - | - | 400 | 350 | 350 |
| | 18 mA | 450 | 400 | 400 | - | - | - | 450 | 400 | 400 |
| | 20 mA | 550 | 500 | 450 | - | - | - | 550 | 500 | 450 |
| 1.8-V Differential HSTL Class I (3) | 4 mA | 300 | 300 | 300 | - | - | - | 300 | 300 | 300 |
| | 6 mA | 500 | 450 | 450 | - | - | - | 500 | 450 | 450 |
| | 8 mA | 650 | 600 | 600 | - | - | - | 650 | 600 | 600 |
| | 10 mA | 700 | 650 | 600 | - | - | - | 700 | 650 | 600 |
| | 12 mA | 700 | 700 | 650 | - | - | - | 700 | 700 | 650 |
| 1.8-V Differential HSTL Class II (3) | 16 mA | 500 | 500 | 450 | - | - | - | 500 | 500 | 450 |
| | 18 mA | 550 | 500 | 500 | - | - | - | 550 | 500 | 500 |
| | 20 mA | 650 | 550 | 550 | - | - | - | 550 | 550 | 550 |
| 1.5-V Differential HSTL Class I (3) | 4 mA | 350 | 300 | 300 | - | - | - | 350 | 300 | 300 |
| | 6 mA | 500 | 500 | 450 | - | - | - | 500 | 500 | 450 |
| | 8 mA | 700 | 650 | 600 | - | - | - | 700 | 650 | 600 |
| | 10 mA | 700 | 700 | 650 | - | - | - | 700 | 700 | 650 |
| | 12 mA | 700 | 700 | 700 | - | - | - | 700 | 700 | 700 |
| 1.5-V Differential HSTL Class II (3) | 16 mA | 600 | 600 | 550 | - | - | - | 600 | 600 | 550 |
| | 18 mA | 650 | 600 | 600 | - | - | - | 650 | 600 | 600 |
| | 20 mA | 700 | 650 | 600 | - | - | - | 700 | 650 | 600 |
| 3.3-V PCI | | 1,000 | 790 | 670 | - | - | - | 1,000 | 790 | 670 |
| 3.3-V PCI-X | | 1,000 | 790 | 670 | - | - | - | 1,000 | 790 | 670 |
| LVDS (6) | | - | - | - | 500 | 500 | 500 | 450 | 400 | 300 |
| HyperTransport technology (4), (6) | | | | | 500 | 500 | 500 | - | - | - |
| LVPECL (5) | | - | - | - | - | - | - | 450 | 400 | 300 |
| 3.3-V LVTTTL | OCT 50 Ω | 400 | 400 | 350 | 400 | 400 | 350 | 400 | 400 | 350 |
| 2.5-V LVTTTL | OCT 50 Ω | 350 | 350 | 300 | 350 | 350 | 300 | 350 | 350 | 300 |

Table 5–84. Maximum DCD for DDIO Output on Column I/O Pins Without PLL in the Clock Path for -3 Devices (Part 2 of 2) *Notes (1), (2)*

| DDIO Column Output I/O Standard | Maximum DCD Based on I/O Standard of Input Feeding the DDIO Clock Port (No PLL in the Clock Path) | | | | | Unit |
|---------------------------------|---|-----------|--------|-----------|------------|------|
| | TTL/CMOS | | SSTL-2 | SSTL/HSTL | 1.2-V HSTL | |
| | 3.3/2.5 V | 1.8/1.5 V | 2.5 V | 1.8/1.5 V | 1.2 V | |
| 1.8 V | 150 | 265 | 85 | 85 | 85 | ps |
| 1.5-V LVCMOS | 255 | 370 | 140 | 140 | 140 | ps |
| SSTL-2 Class I | 175 | 295 | 65 | 65 | 65 | ps |
| SSTL-2 Class II | 170 | 290 | 60 | 60 | 60 | ps |
| SSTL-18 Class I | 155 | 275 | 55 | 50 | 50 | ps |
| SSTL-18 Class II | 140 | 260 | 70 | 70 | 70 | ps |
| 1.8-V HSTL Class I | 150 | 270 | 60 | 60 | 60 | ps |
| 1.8-V HSTL Class II | 150 | 270 | 60 | 60 | 60 | ps |
| 1.5-V HSTL Class I | 150 | 270 | 55 | 55 | 55 | ps |
| 1.5-V HSTL Class II | 125 | 240 | 85 | 85 | 85 | ps |
| 1.2-V HSTL | 240 | 360 | 155 | 155 | 155 | ps |
| LVPECL | 180 | 180 | 180 | 180 | 180 | ps |

Notes to Table 5–84:

- (1) Table 5–84 assumes the input clock has zero DCD.
 (2) The DCD specification is based on a no logic array noise condition.

Table 5–85. Maximum DCD for DDIO Output on Column I/O Pins Without PLL in the Clock Path for -4 & -5 Devices (Part 1 of 2) *Notes (1), (2)*

| DDIO Column Output I/O Standard | Maximum DCD Based on I/O Standard of Input Feeding the DDIO Clock Port (No PLL in the Clock Path) | | | | Unit |
|---------------------------------|---|-----------|--------|-----------|------|
| | TTL/CMOS | | SSTL-2 | SSTL/HSTL | |
| | 3.3/2.5 V | 1.8/1.5 V | 2.5 V | 1.8/1.5 V | |
| 3.3-V LVTTTL | 440 | 495 | 170 | 160 | ps |
| 3.3-V LVCMOS | 390 | 450 | 120 | 110 | ps |
| 2.5 V | 375 | 430 | 105 | 95 | ps |
| 1.8 V | 325 | 385 | 90 | 100 | ps |
| 1.5-V LVCMOS | 430 | 490 | 160 | 155 | ps |
| SSTL-2 Class I | 355 | 410 | 85 | 75 | ps |
| SSTL-2 Class II | 350 | 405 | 80 | 70 | ps |

Table 5–86. Maximum DCD for DDIO Output on Row I/O Pins with PLL in the Clock Path (Part 2 of 2) *Note (1)*

| Row DDIO Output I/O Standard | Maximum DCD (PLL Output Clock Feeding DDIO Clock Port) | | Unit |
|---------------------------------|--|----------------|------|
| | -3 Device | -4 & -5 Device | |
| LVDS/ HyperTransport technology | 180 | 180 | ps |

Note to Table 5–86:

- (1) The DCD specification is based on a no logic array noise condition.

Table 5–87. Maximum DCD for DDIO Output on Column I/O with PLL in the Clock Path *Note (1)*

| Column DDIO Output I/O Standard | Maximum DCD (PLL Output Clock Feeding DDIO Clock Port) | | Unit |
|---------------------------------|--|----------------|------|
| | -3 Device | -4 & -5 Device | |
| 3.3-V LVTTTL | 145 | 160 | ps |
| 3.3-V LVC MOS | 100 | 110 | ps |
| 2.5V | 85 | 95 | ps |
| 1.8V | 85 | 100 | ps |
| 1.5-V LVC MOS | 140 | 155 | ps |
| SSTL-2 Class I | 65 | 75 | ps |
| SSTL-2 Class II | 60 | 70 | ps |
| SSTL-18 Class I | 50 | 65 | ps |
| SSTL-18 Class II | 70 | 80 | ps |
| 1.8-V HSTL Class I | 60 | 70 | ps |
| 1.8-V HSTL Class II | 60 | 70 | ps |
| 1.5-V HSTL Class I | 55 | 70 | ps |
| 1.5-V HSTL Class II | 85 | 100 | ps |
| 1.2-V HSTL | 155 | - | ps |
| LVPECL | 180 | 180 | ps |

Notes to Table 5–87:

- (1) The DCD specification is based on a no logic array noise condition.
 (2) 1.2-V HSTL is only supported in -3 devices.

Table 5–92. Enhanced PLL Specifications (Part 2 of 2)

| Name | Description | Min | Typ | Max | Unit |
|-------------------------------|--|------|------|-------|------|
| t_{LOCK} | Time required for the PLL to lock from the time it is enabled or the end of device configuration | | 0.03 | 1 | ms |
| t_{DLOCK} | Time required for the PLL to lock dynamically after automatic clock switchover between two identical clock frequencies | | | 1 | ms |
| $f_{\text{SWITCHOVER}}$ | Frequency range where the clock switchover performs properly | 4 | | 500 | MHz |
| f_{CLBW} | PLL closed-loop bandwidth | 0.13 | 1.20 | 16.90 | MHz |
| f_{VCO} | PLL VCO operating range for –3 and –4 speed grade devices | 300 | | 1,040 | MHz |
| | PLL VCO operating range for –5 speed grade devices | 300 | | 840 | MHz |
| f_{SS} | Spread-spectrum modulation frequency | 30 | | 150 | kHz |
| % spread | Percent down spread for a given clock frequency | 0.4 | 0.5 | 0.6 | % |
| $t_{\text{PLL_PSERR}}$ | Accuracy of PLL phase shift | | | ±15 | ps |
| t_{ARESET} | Minimum pulse width on areset signal. | 10 | | | ns |
| $t_{\text{ARESET_RECONFIG}}$ | Minimum pulse width on the areset signal when using PLL reconfiguration. Reset the PLL after scandone goes high. | 500 | | | ns |

Notes to Table 5–92:

- (1) Limited by I/O f_{MAX} . See Table 5–78 on page 5–69 for the maximum. Cannot exceed f_{OUT} specification.
- (2) If the counter cascading feature of the PLL is utilized, there is no minimum output clock frequency.



6. Reference & Ordering Information

SII51006-2.2

Software

Stratix® II devices are supported by the Altera® Quartus® II design software, which provides a comprehensive environment for system-on-a-programmable-chip (SOPC) design. The Quartus II software includes HDL and schematic design entry, compilation and logic synthesis, full simulation and advanced timing analysis, SignalTap® II logic analyzer, and device configuration. See the *Quartus II Handbook* for more information on the Quartus II software features.

The Quartus II software supports the Windows XP/2000/NT/98, Sun Solaris, Linux Red Hat v7.1 and HP-UX operating systems. It also supports seamless integration with industry-leading EDA tools through the NativeLink® interface.

Device Pin-Outs

Device pin-outs for Stratix II devices are available on the Altera web site at (www.altera.com).

Ordering Information

Figure 6–1 describes the ordering codes for Stratix II devices. For more information on a specific package, refer to the *Package Information for Stratix II & Stratix II GX Devices* chapter in volume 2 of the *Stratix II Device Handbook* or the *Stratix II GX Device Handbook*.