




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                   |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                          |
| Number of LABs/CLBs            | 6627                                                                                                                              |
| Number of Logic Elements/Cells | 132540                                                                                                                            |
| Total RAM Bits                 | 6747840                                                                                                                           |
| Number of I/O                  | 534                                                                                                                               |
| Number of Gates                | -                                                                                                                                 |
| Voltage - Supply               | 1.15V ~ 1.25V                                                                                                                     |
| Mounting Type                  | Surface Mount                                                                                                                     |
| Operating Temperature          | 0°C ~ 85°C (TJ)                                                                                                                   |
| Package / Case                 | 780-BBGA                                                                                                                          |
| Supplier Device Package        | 780-FBGA (29x29)                                                                                                                  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/intel/ep2s130f780c4n">https://www.e-xfl.com/product-detail/intel/ep2s130f780c4n</a> |

## Introduction

The Stratix® II FPGA family is based on a 1.2-V, 90-nm, all-layer copper SRAM process and features a new logic structure that maximizes performance, and enables device densities approaching 180,000 equivalent logic elements (LEs). Stratix II devices offer up to 9 Mbits of on-chip, TriMatrix™ memory for demanding, memory intensive applications and has up to 96 DSP blocks with up to 384 (18-bit × 18-bit) multipliers for efficient implementation of high performance filters and other DSP functions. Various high-speed external memory interfaces are supported, including double data rate (DDR) SDRAM and DDR2 SDRAM, RLDRAM II, quad data rate (QDR) II SRAM, and single data rate (SDR) SDRAM. Stratix II devices support various I/O standards along with support for 1-gigabit per second (Gbps) source synchronous signaling with DPA circuitry. Stratix II devices offer a complete clock management solution with internal clock frequency of up to 550 MHz and up to 12 phase-locked loops (PLLs). Stratix II devices are also the industry's first FPGAs with the ability to decrypt a configuration bitstream using the Advanced Encryption Standard (AES) algorithm to protect designs.

## Features

The Stratix II family offers the following features:

- 15,600 to 179,400 equivalent LEs; see [Table 1–1](#)
- New and innovative adaptive logic module (ALM), the basic building block of the Stratix II architecture, maximizes performance and resource usage efficiency
- Up to 9,383,040 RAM bits (1,172,880 bytes) available without reducing logic resources
- TriMatrix memory consisting of three RAM block sizes to implement true dual-port memory and first-in first-out (FIFO) buffers
- High-speed DSP blocks provide dedicated implementation of multipliers (at up to 450 MHz), multiply-accumulate functions, and finite impulse response (FIR) filters
- Up to 16 global clocks with 24 clocking resources per device region
- Clock control blocks support dynamic clock network enable/disable, which allows clock networks to power down to reduce power consumption in user mode
- Up to 12 PLLs (four enhanced PLLs and eight fast PLLs) per device provide spread spectrum, programmable bandwidth, clock switch-over, real-time PLL reconfiguration, and advanced multiplication and phase shifting

## Document Revision History

Table 1–6 shows the revision history for this chapter.

| <b>Table 1–6. Document Revision History</b> |                                                                                                                                                         |                           |
|---------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|
| <b>Date and Document Version</b>            | <b>Changes Made</b>                                                                                                                                     | <b>Summary of Changes</b> |
| May 2007, v4.2                              | Moved Document Revision History to the end of the chapter.                                                                                              | —                         |
| April 2006, v4.1                            | <ul style="list-style-type: none"> <li>• Updated “Features” section.</li> <li>• Removed Note 4 from Table 1–2.</li> <li>• Updated Table 1–4.</li> </ul> | —                         |
| December 2005, v4.0                         | <ul style="list-style-type: none"> <li>• Updated Tables 1–2, 1–4, and 1–5.</li> <li>• Updated Figure 2–43.</li> </ul>                                   | —                         |
| July 2005, v3.1                             | <ul style="list-style-type: none"> <li>• Added vertical migration information, including Table 1–4.</li> <li>• Updated Table 1–5.</li> </ul>            | —                         |
| May 2005, v3.0                              | <ul style="list-style-type: none"> <li>• Updated “Features” section.</li> <li>• Updated Table 1–2.</li> </ul>                                           | —                         |
| March 2005, v2.1                            | Updated “Introduction” and “Features” sections.                                                                                                         | —                         |
| January 2005, v2.0                          | Added note to Table 1–2.                                                                                                                                | —                         |
| October 2004, v1.2                          | Updated Tables 1–2, 1–3, and 1–5.                                                                                                                       | —                         |
| July 2004, v1.1                             | <ul style="list-style-type: none"> <li>• Updated Tables 1–1 and 1–2.</li> <li>• Updated “Features” section.</li> </ul>                                  | —                         |
| February 2004, v1.0                         | Added document to the Stratix II Device Handbook.                                                                                                       | —                         |


The number of M512 RAM, M4K RAM, and DSP blocks varies by device along with row and column numbers and M-RAM blocks. Table 2–1 lists the resources available in Stratix II devices.

**Table 2–1. Stratix II Device Resources**

| Device  | M512 RAM<br>Columns/Blocks | M4K RAM<br>Columns/Blocks | M-RAM<br>Blocks | DSP Block<br>Columns/Blocks | LAB<br>Columns | LAB Rows |
|---------|----------------------------|---------------------------|-----------------|-----------------------------|----------------|----------|
| EP2S15  | 4 / 104                    | 3 / 78                    | 0               | 2 / 12                      | 30             | 26       |
| EP2S30  | 6 / 202                    | 4 / 144                   | 1               | 2 / 16                      | 49             | 36       |
| EP2S60  | 7 / 329                    | 5 / 255                   | 2               | 3 / 36                      | 62             | 51       |
| EP2S90  | 8 / 488                    | 6 / 408                   | 4               | 3 / 48                      | 71             | 68       |
| EP2S130 | 9 / 699                    | 7 / 609                   | 6               | 3 / 63                      | 81             | 87       |
| EP2S180 | 11 / 930                   | 8 / 768                   | 9               | 4 / 96                      | 100            | 96       |

## Logic Array Blocks


Each LAB consists of eight ALMs, carry chains, shared arithmetic chains, LAB control signals, local interconnect, and register chain connection lines. The local interconnect transfers signals between ALMs in the same LAB. Register chain connections transfer the output of an ALM register to the adjacent ALM register in an LAB. The Quartus® II Compiler places associated logic in an LAB or adjacent LABs, allowing the use of local, shared arithmetic chain, and register chain connections for performance and area efficiency. Figure 2–2 shows the Stratix II LAB structure.

**Figure 2–10. Template for Supported Seven-Input Functions in Extended LUT Mode****Note to Figure 2–10:**

- (1) If the seven-input function is unregistered, the unused eighth input is available for register packing. The second register, `reg1`, is not available.

**Arithmetic Mode**

The arithmetic mode is ideal for implementing adders, counters, accumulators, wide parity functions, and comparators. An ALM in arithmetic mode uses two sets of two four-input LUTs along with two dedicated full adders. The dedicated adders allow the LUTs to be available to perform pre-adder logic; therefore, each adder can add the output of two four-input functions. The four LUTs share the `dataaa` and `datab` inputs. As shown in Figure 2–11, the carry-in signal feeds to `adder0`, and the carry-out from `adder0` feeds to carry-in of `adder1`. The carry-out from `adder1` drives to `adder0` of the next ALM in the LAB. ALMs in arithmetic mode can drive out registered and/or unregistered versions of the adder outputs.

**Figure 2–12. Conditional Operation Example**

The arithmetic mode also offers clock enable, counter enable, synchronous up/down control, add/subtract control, synchronous clear, synchronous load. The LAB local interconnect data inputs generate the clock enable, counter enable, synchronous up/down and add/subtract control signals. These control signals are good candidates for the inputs that are shared between the four LUTs in the ALM. The synchronous clear and synchronous load options are LAB-wide signals that affect all registers in the LAB. The Quartus II software automatically places any registers that are not used by the counter into other LABs.

### Carry Chain

The carry chain provides a fast carry function between the dedicated adders in arithmetic or shared arithmetic mode. Carry chains can begin in either the first ALM or the fifth ALM in an LAB. The final carry-out signal is routed to an ALM, where it is fed to local, row, or column interconnects.

C16 column interconnects span a length of 16 LABs and provide the fastest resource for long column connections between LABs, TriMatrix memory blocks, DSP blocks, and IOEs. C16 interconnects can cross M-RAM blocks and also drive to row and column interconnects at every fourth LAB. C16 interconnects drive LAB local interconnects via C4 and R4 interconnects and do not drive LAB local interconnects directly.

All embedded blocks communicate with the logic array similar to LAB-to-LAB interfaces. Each block (that is, TriMatrix memory and DSP blocks) connects to row and column interconnects and has local interconnect regions driven by row and column interconnects. These blocks also have direct link interconnects for fast connections to and from a neighboring LAB. All blocks are fed by the row LAB clocks, `labclk[5..0]`.

Table 2–2 shows the Stratix II device's routing scheme.

**Table 2–2. Stratix II Device Routing Scheme (Part 1 of 2)**

| Source                   | Destination             |             |                |                    |                          |                 |                  |                 |                  |     |                |               |             |            |
|--------------------------|-------------------------|-------------|----------------|--------------------|--------------------------|-----------------|------------------|-----------------|------------------|-----|----------------|---------------|-------------|------------|
|                          | Shared Arithmetic Chain | Carry Chain | Register Chain | Local Interconnect | Direct Link Interconnect | R4 Interconnect | R24 Interconnect | C4 Interconnect | C16 Interconnect | ALM | M512 RAM Block | M4K RAM Block | M-RAM Block | DSP Blocks |
| Shared arithmetic chain  |                         |             |                |                    |                          |                 |                  |                 |                  | ✓   |                |               |             |            |
| Carry chain              |                         |             |                |                    |                          |                 |                  |                 |                  | ✓   |                |               |             |            |
| Register chain           |                         |             |                |                    |                          |                 |                  |                 |                  | ✓   |                |               |             |            |
| Local interconnect       |                         |             |                |                    |                          |                 |                  |                 |                  | ✓   | ✓              | ✓             | ✓           | ✓          |
| Direct link interconnect |                         |             |                | ✓                  |                          |                 |                  |                 |                  |     |                |               |             |            |
| R4 interconnect          |                         |             |                | ✓                  |                          | ✓               | ✓                | ✓               | ✓                |     |                |               |             |            |
| R24 interconnect         |                         |             |                |                    |                          | ✓               | ✓                | ✓               | ✓                |     |                |               |             |            |
| C4 interconnect          |                         |             |                | ✓                  |                          | ✓               |                  | ✓               |                  |     |                |               |             |            |
| C16 interconnect         |                         |             |                |                    |                          | ✓               | ✓                | ✓               | ✓                |     |                |               |             |            |
| ALM                      | ✓                       | ✓           | ✓              | ✓                  | ✓                        | ✓               |                  | ✓               |                  |     |                |               |             |            |
| M512 RAM block           |                         |             |                | ✓                  | ✓                        | ✓               |                  | ✓               |                  |     |                |               |             |            |
| M4K RAM block            |                         |             |                | ✓                  | ✓                        | ✓               |                  | ✓               |                  |     |                |               |             |            |
| M-RAM block              |                         |             |                |                    | ✓                        | ✓               | ✓                | ✓               |                  |     |                |               |             |            |
| DSP blocks               |                         |             |                |                    | ✓                        | ✓               |                  | ✓               |                  |     |                |               |             |            |






There are 32 control and data signals that feed each row or column I/O block. These control and data signals are driven from the logic array. The row or column IOE clocks, `io_clk[7..0]`, provide a dedicated routing resource for low-skew, high-speed clocks. I/O clocks are generated from global or regional clocks (see the “PLLs & Clock Networks” section).

Figure 2–49 illustrates the signal paths through the I/O block.


**Figure 2–49. Signal Path through the I/O Block**



Each IOE contains its own control signal selection for the following control signals: `oe`, `ce_in`, `ce_out`, `aclr/apreset`, `sclr/spreset`, `clk_in`, and `clk_out`. Figure 2–50 illustrates the control signal selection.

Figure 2–51 shows the IOE in bidirectional configuration.

**Figure 2–51. Stratix II IOE in Bidirectional I/O Configuration** *Note (1)*



**Notes to Figure 2–51:**

- (1) All input signals to the IOE can be inverted at the IOE.
- (2) The optional PCI clamp is only available on column I/O pins.

you need to support configuration input voltages of 1.8 V/1.5 V, you should set the VCCSEL to a logic high and the V<sub>CCIO</sub> of the bank that contains the configuration inputs to 1.8 V/1.5 V.



For more information on multi-volt support, including information on using TDO and nCEO in multi-volt systems, refer to the *Stratix II Architecture* chapter in volume 1 of the *Stratix II Device Handbook*.

## Configuration Schemes

You can load the configuration data for a Stratix II device with one of five configuration schemes (see Table 3–5), chosen on the basis of the target application. You can use a configuration device, intelligent controller, or the JTAG port to configure a Stratix II device. A configuration device can automatically configure a Stratix II device at system power-up.

You can configure multiple Stratix II devices in any of the five configuration schemes by connecting the configuration enable (nCE) and configuration enable output (nCEO) pins on each device.

Stratix II FPGAs offer the following:

- Configuration data decompression to reduce configuration file storage
- Design security using configuration data encryption to protect your designs
- Remote system upgrades for remotely updating your Stratix II designs

Table 3–5 summarizes which configuration features can be used in each configuration scheme.

**Table 3–5. Stratix II Configuration Features (Part 1 of 2)**

| Configuration Scheme | Configuration Method                             | Design Security | Decompression | Remote System Upgrade |
|----------------------|--------------------------------------------------|-----------------|---------------|-----------------------|
| FPP                  | MAX II device or microprocessor and flash device | ✓ (1)           | ✓ (1)         | ✓                     |
|                      | Enhanced configuration device                    |                 | ✓ (2)         | ✓                     |
| AS                   | Serial configuration device                      | ✓               | ✓             | ✓ (3)                 |
| PS                   | MAX II device or microprocessor and flash device | ✓               | ✓             | ✓                     |
|                      | Enhanced configuration device                    | ✓               | ✓             | ✓                     |
|                      | Download cable (4)                               | ✓               | ✓             |                       |

**Table 5–8. 1.8-V I/O Specifications**

| Symbol         | Parameter                 | Conditions                   | Minimum                | Maximum                | Unit |
|----------------|---------------------------|------------------------------|------------------------|------------------------|------|
| $V_{CCIO}$ (1) | Output supply voltage     |                              | 1.71                   | 1.89                   | V    |
| $V_{IH}$       | High-level input voltage  |                              | $0.65 \times V_{CCIO}$ | 2.25                   | V    |
| $V_{IL}$       | Low-level input voltage   |                              | –0.30                  | $0.35 \times V_{CCIO}$ | V    |
| $V_{OH}$       | High-level output voltage | $I_{OH} = -2 \text{ mA}$ (2) | $V_{CCIO} - 0.45$      |                        | V    |
| $V_{OL}$       | Low-level output voltage  | $I_{OL} = 2 \text{ mA}$ (2)  |                        | 0.45                   | V    |

**Notes to Table 5–8:**

- (1) The Stratix II device family's  $V_{CCIO}$  voltage level support of  $1.8 \pm -5\%$  is narrower than defined in the Normal Range of the EIA/JEDEC standard.
- (2) This specification is supported across all the programmable drive settings available for this I/O standard as shown in the *Stratix II Architecture* chapter in volume 1 of the *Stratix II Device Handbook*.

**Table 5–9. 1.5-V I/O Specifications**

| Symbol         | Parameter                 | Conditions                   | Minimum                | Maximum                | Unit |
|----------------|---------------------------|------------------------------|------------------------|------------------------|------|
| $V_{CCIO}$ (1) | Output supply voltage     |                              | 1.425                  | 1.575                  | V    |
| $V_{IH}$       | High-level input voltage  |                              | $0.65 \times V_{CCIO}$ | $V_{CCIO} + 0.30$      | V    |
| $V_{IL}$       | Low-level input voltage   |                              | –0.30                  | $0.35 \times V_{CCIO}$ | V    |
| $V_{OH}$       | High-level output voltage | $I_{OH} = -2 \text{ mA}$ (2) | $0.75 \times V_{CCIO}$ |                        | V    |
| $V_{OL}$       | Low-level output voltage  | $I_{OL} = 2 \text{ mA}$ (2)  |                        | $0.25 \times V_{CCIO}$ | V    |

**Notes to Table 5–9:**

- (1) The Stratix II device family's  $V_{CCIO}$  voltage level support of  $1.5 \pm -5\%$  is narrower than defined in the Normal Range of the EIA/JEDEC standard.
- (2) This specification is supported across all the programmable drive settings available for this I/O standard as shown in the *Stratix II Architecture* chapter in volume 1 of the *Stratix II Device Handbook*.

Figures 5–1 and 5–2 show receiver input and transmitter output waveforms, respectively, for all differential I/O standards (LVDS, LVPECL, and HyperTransport technology).

## Bus Hold Specifications

Table 5–29 shows the Stratix II device family bus hold specifications.

| Table 5–29. Bus Hold Parameters |                                             |                         |      |       |      |       |      |       |      |       |      |      |
|---------------------------------|---------------------------------------------|-------------------------|------|-------|------|-------|------|-------|------|-------|------|------|
| Parameter                       | Conditions                                  | V <sub>CCIO</sub> Level |      |       |      |       |      |       |      |       |      | Unit |
|                                 |                                             | 1.2 V                   |      | 1.5 V |      | 1.8 V |      | 2.5 V |      | 3.3 V |      |      |
|                                 |                                             | Min                     | Max  | Min   | Max  | Min   | Max  | Min   | Max  | Min   | Max  |      |
| Low sustaining current          | V <sub>IN</sub> > V <sub>IL</sub> (maximum) | 22.5                    |      | 25.0  |      | 30.0  |      | 50.0  |      | 70.0  |      | μA   |
| High sustaining current         | V <sub>IN</sub> < V <sub>IH</sub> (minimum) | –22.5                   |      | –25.0 |      | –30.0 |      | –50.0 |      | –70.0 |      | μA   |
| Low overdrive current           | 0 V < V <sub>IN</sub> < V <sub>CCIO</sub>   |                         | 120  |       | 160  |       | 200  |       | 300  |       | 500  | μA   |
| High overdrive current          | 0 V < V <sub>IN</sub> < V <sub>CCIO</sub>   |                         | –120 |       | –160 |       | –200 |       | –300 |       | –500 | μA   |
| Bus-hold trip point             |                                             | 0.45                    | 0.95 | 0.50  | 1.00 | 0.68  | 1.07 | 0.70  | 1.70 | 0.80  | 2.00 | V    |

## On-Chip Termination Specifications

Tables 5–30 and 5–31 define the specification for internal termination resistance tolerance when using series or differential on-chip termination.

| <b>Table 5–30. Series On-Chip Termination Specification for Top &amp; Bottom I/O Banks (Part 1 of 2)</b> |                                                                |                               |                      |                |      |
|----------------------------------------------------------------------------------------------------------|----------------------------------------------------------------|-------------------------------|----------------------|----------------|------|
| <i>Notes (1), 2</i>                                                                                      |                                                                |                               |                      |                |      |
| Symbol                                                                                                   | Description                                                    | Conditions                    | Resistance Tolerance |                |      |
|                                                                                                          |                                                                |                               | Commercial Max       | Industrial Max | Unit |
| 25-Ω R <sub>S</sub><br>3.3/2.5                                                                           | Internal series termination with calibration (25-Ω setting)    | V <sub>CCIO</sub> = 3.3/2.5 V | ±5                   | ±10            | %    |
|                                                                                                          | Internal series termination without calibration (25-Ω setting) | V <sub>CCIO</sub> = 3.3/2.5 V | ±30                  | ±30            | %    |

**Table 5–36. Stratix II Performance Notes (Part 5 of 6)** *Note (1)*

| Applications   |                                                                                                                           | Resources Used |                         |            | Performance        |                    |                |                |      |
|----------------|---------------------------------------------------------------------------------------------------------------------------|----------------|-------------------------|------------|--------------------|--------------------|----------------|----------------|------|
|                |                                                                                                                           | ALUTs          | TriMatrix Memory Blocks | DSP Blocks | -3 Speed Grade (2) | -3 Speed Grade (3) | -4 Speed Grade | -5 Speed Grade | Unit |
| Larger designs | 8-bit, 1024-point, quadrant output, four parallel FFT engines, burst, three multipliers and five adders FFT function      | 6850           | 28                      | 36         | 334.11             | 345.66             | 308.54         | 276.31         | MHz  |
|                | 8-bit, 1024-point, quadrant output, four parallel FFT engines, burst, four multipliers two adders FFT function            | 6067           | 28                      | 48         | 367.91             | 349.04             | 327.33         | 268.24         | MHz  |
|                | 8-bit, 1024-point, quadrant output, one parallel FFT engine, buffered burst, three multipliers and adders FFT function    | 2730           | 18                      | 9          | 387.44             | 388.34             | 364.56         | 306.84         | MHz  |
|                | 8-bit, 1024-point, quadrant output, one parallel FFT engine, buffered burst, four multipliers and two adders FFT function | 2534           | 18                      | 12         | 419.28             | 369.66             | 364.96         | 307.88         | MHz  |
|                | 8-bit, 1024-point, quadrant output, two parallel FFT engines, buffered burst, three multipliers five adders FFT function  | 4358           | 30                      | 18         | 396.51             | 378.07             | 340.13         | 291.29         | MHz  |
|                | 8-bit, 1024-point, quadrant output, two parallel FFT engines, buffered burst four multipliers and two adders FFT function | 3966           | 30                      | 24         | 389.71             | 398.08             | 356.53         | 280.74         | MHz  |

**Table 5–40. M512 Block Internal Timing Microparameters (Part 2 of 2)** *Note (1)*

| Symbol           | Parameter                                         | -3 Speed Grade (2) |       | -3 Speed Grade (3) |       | -4 Speed Grade |       | -5 Speed Grade |       | Unit |
|------------------|---------------------------------------------------|--------------------|-------|--------------------|-------|----------------|-------|----------------|-------|------|
|                  |                                                   | Min (4)            | Max   | Min (4)            | Max   | Min (5)        | Max   | Min (4)        | Max   |      |
| $t_{M512DATAO1}$ | Clock-to-output delay when using output registers | 298                | 478   | 298                | 501   | 284<br>298     | 548   | 298            | 640   | ps   |
| $t_{M512DATAO2}$ | Clock-to-output delay without output registers    | 2,102              | 2,345 | 2,102              | 2,461 | 2,003<br>2,102 | 2,695 | 2,102          | 3,141 | ps   |
| $t_{M512CLKL}$   | Minimum clock low time                            | 1,315              |       | 1,380              |       | 1,512<br>1,512 |       | 1,762          |       | ps   |
| $t_{M512CLKH}$   | Minimum clock high time                           | 1,315              |       | 1,380              |       | 1,512<br>1,512 |       | 1,762          |       | ps   |
| $t_{M512CLR}$    | Minimum clear pulse width                         | 144                |       | 151                |       | 165<br>165     |       | 192            |       | ps   |

**Notes to Table 5–40:**

- (1)  $F_{MAX}$  of M512 block obtained using the Quartus II software does not necessarily equal to  $1/T_{M512RC}$ .
- (2) These numbers apply to -3 speed grade EP2S15, EP2S30, EP2S60, and EP2S90 devices.
- (3) These numbers apply to -3 speed grade EP2S130 and EP2S180 devices.
- (4) For the -3 and -5 speed grades, the minimum timing is for the commercial temperature grade. Only -4 speed grade devices offer the industrial temperature grade.
- (5) For the -4 speed grade, the first number is the minimum timing parameter for industrial devices. The second number is the minimum timing parameter for commercial devices.

**Table 5–41. M4K Block Internal Timing Microparameters (Part 1 of 2)** *Note (1)*

| Symbol         | Parameter                                    | -3 Speed Grade (2) |       | -3 Speed Grade (3) |       | -4 Speed Grade |       | -5 Speed Grade |       | Unit |
|----------------|----------------------------------------------|--------------------|-------|--------------------|-------|----------------|-------|----------------|-------|------|
|                |                                              | Min (4)            | Max   | Min (4)            | Max   | Min (5)        | Max   | Min (4)        | Max   |      |
| $t_{M4KRRC}$   | Synchronous read cycle time                  | 1,462              | 2,240 | 1,462              | 2,351 | 1,393<br>1,462 | 2,575 | 1,462          | 3,000 | ps   |
| $t_{M4KWRESU}$ | Write or read enable setup time before clock | 22                 |       | 23                 |       | 25<br>25       |       | 29             |       | ps   |
| $t_{M4KWEREH}$ | Write or read enable hold time after clock   | 203                |       | 213                |       | 233<br>233     |       | 272            |       | ps   |
| $t_{M4KBESU}$  | Byte enable setup time before clock          | 22                 |       | 23                 |       | 25<br>25       |       | 29             |       | ps   |
| $t_{M4KBEH}$   | Byte enable hold time after clock            | 203                |       | 213                |       | 233<br>233     |       | 272            |       | ps   |

*EP2S90 Clock Timing Parameters*

Tables 5–56 through 5–59 show the maximum clock timing parameters for EP2S90 devices.

**Table 5–56. EP2S90 Column Pins Regional Clock Timing Parameters**

| Parameter     | Minimum Timing |            | -3 Speed Grade | -4 Speed Grade | -5 Speed Grade | Unit |
|---------------|----------------|------------|----------------|----------------|----------------|------|
|               | Industrial     | Commercial |                |                |                |      |
| $t_{CIN}$     | 1.768          | 1.850      | 3.033          | 3.473          | 4.040          | ns   |
| $t_{COUT}$    | 1.611          | 1.685      | 2.791          | 3.195          | 3.716          | ns   |
| $t_{PLLCIN}$  | -0.127         | -0.117     | 0.125          | 0.129          | 0.144          | ns   |
| $t_{PLLCOUT}$ | -0.284         | -0.282     | -0.117         | -0.149         | -0.18          | ns   |

**Table 5–57. EP2S90 Column Pins Global Clock Timing Parameters**

| Parameter     | Minimum Timing |            | -3 Speed Grade | -4 Speed Grade | -5 Speed Grade | Unit |
|---------------|----------------|------------|----------------|----------------|----------------|------|
|               | Industrial     | Commercial |                |                |                |      |
| $t_{CIN}$     | 1.783          | 1.868      | 3.058          | 3.502          | 4.070          | ns   |
| $t_{COUT}$    | 1.626          | 1.703      | 2.816          | 3.224          | 3.746          | ns   |
| $t_{PLLCIN}$  | -0.137         | -0.127     | 0.115          | 0.119          | 0.134          | ns   |
| $t_{PLLCOUT}$ | -0.294         | -0.292     | -0.127         | -0.159         | -0.19          | ns   |

**Table 5–58. EP2S90 Row Pins Regional Clock Timing Parameters**

| Parameter     | Minimum Timing |            | -3 Speed Grade | -4 Speed Grade | -5 Speed Grade | Unit |
|---------------|----------------|------------|----------------|----------------|----------------|------|
|               | Industrial     | Commercial |                |                |                |      |
| $t_{CIN}$     | 1.566          | 1.638      | 2.731          | 3.124          | 3.632          | ns   |
| $t_{COUT}$    | 1.571          | 1.643      | 2.727          | 3.120          | 3.627          | ns   |
| $t_{PLLCIN}$  | -0.326         | -0.326     | -0.178         | -0.218         | -0.264         | ns   |
| $t_{PLLCOUT}$ | -0.321         | -0.321     | -0.182         | -0.222         | -0.269         | ns   |



## I/O Delays

See [Tables 5–72 through 5–76](#) for I/O delays.

**Table 5–72. I/O Delay Parameters**

| Symbol      | Parameter                                    |
|-------------|----------------------------------------------|
| $t_{DIP}$   | Delay from I/O datain to output pad          |
| $t_{OP}$    | Delay from I/O output register to output pad |
| $t_{PCOUT}$ | Delay from input pad to I/O dataout to core  |
| $t_{PI}$    | Delay from input pad to I/O input register   |

**Table 5–73. Stratix II I/O Input Delay for Column Pins (Part 1 of 3)**

| I/O Standard       | Parameter   | Minimum Timing |            | -3 Speed Grade<br>(2) | -3 Speed Grade<br>(3) | -4 Speed Grade | -5 Speed Grade | Unit |
|--------------------|-------------|----------------|------------|-----------------------|-----------------------|----------------|----------------|------|
|                    |             | Industrial     | Commercial |                       |                       |                |                |      |
| LVTTTL             | $t_{PI}$    | 674            | 707        | 1223                  | 1282                  | 1405           | 1637           | ps   |
|                    | $t_{PCOUT}$ | 408            | 428        | 787                   | 825                   | 904            | 1054           | ps   |
| 2.5 V              | $t_{PI}$    | 684            | 717        | 1210                  | 1269                  | 1390           | 1619           | ps   |
|                    | $t_{PCOUT}$ | 418            | 438        | 774                   | 812                   | 889            | 1036           | ps   |
| 1.8 V              | $t_{PI}$    | 747            | 783        | 1366                  | 1433                  | 1570           | 1829           | ps   |
|                    | $t_{PCOUT}$ | 481            | 504        | 930                   | 976                   | 1069           | 1246           | ps   |
| 1.5 V              | $t_{PI}$    | 749            | 786        | 1436                  | 1506                  | 1650           | 1922           | ps   |
|                    | $t_{PCOUT}$ | 483            | 507        | 1000                  | 1049                  | 1149           | 1339           | ps   |
| LVCMOS             | $t_{PI}$    | 674            | 707        | 1223                  | 1282                  | 1405           | 1637           | ps   |
|                    | $t_{PCOUT}$ | 408            | 428        | 787                   | 825                   | 904            | 1054           | ps   |
| SSTL-2 Class I     | $t_{PI}$    | 507            | 530        | 818                   | 857                   | 939            | 1094           | ps   |
|                    | $t_{PCOUT}$ | 241            | 251        | 382                   | 400                   | 438            | 511            | ps   |
| SSTL-2 Class II    | $t_{PI}$    | 507            | 530        | 818                   | 857                   | 939            | 1094           | ps   |
|                    | $t_{PCOUT}$ | 241            | 251        | 382                   | 400                   | 438            | 511            | ps   |
| SSTL-18 Class I    | $t_{PI}$    | 543            | 569        | 898                   | 941                   | 1031           | 1201           | ps   |
|                    | $t_{PCOUT}$ | 277            | 290        | 462                   | 484                   | 530            | 618            | ps   |
| SSTL-18 Class II   | $t_{PI}$    | 543            | 569        | 898                   | 941                   | 1031           | 1201           | ps   |
|                    | $t_{PCOUT}$ | 277            | 290        | 462                   | 484                   | 530            | 618            | ps   |
| 1.5-V HSTL Class I | $t_{PI}$    | 560            | 587        | 993                   | 1041                  | 1141           | 1329           | ps   |
|                    | $t_{PCOUT}$ | 294            | 308        | 557                   | 584                   | 640            | 746            | ps   |

**Table 5–76. Stratix II I/O Output Delay for Row Pins (Part 2 of 3)**

| I/O Standard    | Drive Strength | Parameter        | Minimum Timing |            | -3 Speed Grade (2) | -3 Speed Grade (3) | -4 Speed Grade | -5 Speed Grade | Unit |
|-----------------|----------------|------------------|----------------|------------|--------------------|--------------------|----------------|----------------|------|
|                 |                |                  | Industrial     | Commercial |                    |                    |                |                |      |
| 2.5 V           | 4 mA           | t <sub>OP</sub>  | 1128           | 1183       | 2091               | 2194               | 2403           | 2523           | ps   |
|                 |                | t <sub>DIP</sub> | 1086           | 1140       | 2036               | 2137               | 2340           | 2450           | ps   |
|                 | 8 mA           | t <sub>OP</sub>  | 1030           | 1080       | 1872               | 1964               | 2152           | 2265           | ps   |
|                 |                | t <sub>DIP</sub> | 988            | 1037       | 1817               | 1907               | 2089           | 2192           | ps   |
|                 | 12 mA (1)      | t <sub>OP</sub>  | 1012           | 1061       | 1775               | 1862               | 2040           | 2151           | ps   |
|                 |                | t <sub>DIP</sub> | 970            | 1018       | 1720               | 1805               | 1977           | 2078           | ps   |
| 1.8 V           | 2 mA           | t <sub>OP</sub>  | 1196           | 1253       | 2954               | 3100               | 3396           | 3542           | ps   |
|                 |                | t <sub>DIP</sub> | 1154           | 1210       | 2899               | 3043               | 3333           | 3469           | ps   |
|                 | 4 mA           | t <sub>OP</sub>  | 1184           | 1242       | 2294               | 2407               | 2637           | 2763           | ps   |
|                 |                | t <sub>DIP</sub> | 1142           | 1199       | 2239               | 2350               | 2574           | 2690           | ps   |
|                 | 6 mA           | t <sub>OP</sub>  | 1079           | 1131       | 2039               | 2140               | 2344           | 2462           | ps   |
|                 |                | t <sub>DIP</sub> | 1037           | 1088       | 1984               | 2083               | 2281           | 2389           | ps   |
|                 | 8 mA (1)       | t <sub>OP</sub>  | 1049           | 1100       | 1942               | 2038               | 2232           | 2348           | ps   |
|                 |                | t <sub>DIP</sub> | 1007           | 1057       | 1887               | 1981               | 2169           | 2275           | ps   |
| 1.5 V           | 2 mA           | t <sub>OP</sub>  | 1158           | 1213       | 2530               | 2655               | 2908           | 3041           | ps   |
|                 |                | t <sub>DIP</sub> | 1116           | 1170       | 2475               | 2598               | 2845           | 2968           | ps   |
|                 | 4 mA           | t <sub>OP</sub>  | 1055           | 1106       | 2020               | 2120               | 2322           | 2440           | ps   |
|                 |                | t <sub>DIP</sub> | 1013           | 1063       | 1965               | 2063               | 2259           | 2367           | ps   |
| SSTL-2 Class I  | 8 mA           | t <sub>OP</sub>  | 1002           | 1050       | 1759               | 1846               | 2022           | 2104           | ps   |
|                 |                | t <sub>DIP</sub> | 960            | 1007       | 1704               | 1789               | 1959           | 2031           | ps   |
| SSTL-2 Class II | 16 mA (1)      | t <sub>OP</sub>  | 947            | 992        | 1581               | 1659               | 1817           | 1897           | ps   |
|                 |                | t <sub>DIP</sub> | 905            | 949        | 1526               | 1602               | 1754           | 1824           | ps   |
| SSTL-18 Class I | 4 mA           | t <sub>OP</sub>  | 990            | 1038       | 1709               | 1793               | 1964           | 2046           | ps   |
|                 |                | t <sub>DIP</sub> | 948            | 995        | 1654               | 1736               | 1901           | 1973           | ps   |
|                 | 6 mA           | t <sub>OP</sub>  | 994            | 1042       | 1648               | 1729               | 1894           | 1975           | ps   |
|                 |                | t <sub>DIP</sub> | 952            | 999        | 1593               | 1672               | 1831           | 1902           | ps   |
|                 | 8 mA           | t <sub>OP</sub>  | 970            | 1018       | 1633               | 1713               | 1877           | 1958           | ps   |
|                 |                | t <sub>DIP</sub> | 928            | 975        | 1578               | 1656               | 1814           | 1885           | ps   |
|                 | 10 mA (1)      | t <sub>OP</sub>  | 974            | 1021       | 1615               | 1694               | 1856           | 1937           | ps   |
|                 |                | t <sub>DIP</sub> | 932            | 978        | 1560               | 1637               | 1793           | 1864           | ps   |

**Table 5–78. Maximum Output Toggle Rate on Stratix II Devices (Part 1 of 5)** *Note (1)*

| I/O Standard        | Drive Strength | Column I/O Pins (MHz) |       |       | Row I/O Pins (MHz) |     |     | Clock Outputs (MHz) |       |       |
|---------------------|----------------|-----------------------|-------|-------|--------------------|-----|-----|---------------------|-------|-------|
|                     |                | -3                    | -4    | -5    | -3                 | -4  | -5  | -3                  | -4    | -5    |
| 3.3-V LVTTTL        | 4 mA           | 270                   | 225   | 210   | 270                | 225 | 210 | 270                 | 225   | 210   |
|                     | 8 mA           | 435                   | 355   | 325   | 435                | 355 | 325 | 435                 | 355   | 325   |
|                     | 12 mA          | 580                   | 475   | 420   | 580                | 475 | 420 | 580                 | 475   | 420   |
|                     | 16 mA          | 720                   | 594   | 520   | -                  | -   | -   | 720                 | 594   | 520   |
|                     | 20 mA          | 875                   | 700   | 610   | -                  | -   | -   | 875                 | 700   | 610   |
|                     | 24 mA          | 1,030                 | 794   | 670   | -                  | -   | -   | 1,030               | 794   | 670   |
| 3.3-V LVCMOS        | 4 mA           | 290                   | 250   | 230   | 290                | 250 | 230 | 290                 | 250   | 230   |
|                     | 8 mA           | 565                   | 480   | 440   | 565                | 480 | 440 | 565                 | 480   | 440   |
|                     | 12 mA          | 790                   | 710   | 670   | -                  | -   | -   | 790                 | 710   | 670   |
|                     | 16 mA          | 1,020                 | 925   | 875   | -                  | -   | -   | 1,020               | 925   | 875   |
|                     | 20 mA          | 1,066                 | 985   | 935   | -                  | -   | -   | 1,066               | 985   | 935   |
|                     | 24 mA          | 1,100                 | 1,040 | 1,000 | -                  | -   | -   | 1,100               | 1,040 | 1,000 |
| 2.5-V LVTTTL/LVCMOS | 4 mA           | 230                   | 194   | 180   | 230                | 194 | 180 | 230                 | 194   | 180   |
|                     | 8 mA           | 430                   | 380   | 380   | 430                | 380 | 380 | 430                 | 380   | 380   |
|                     | 12 mA          | 630                   | 575   | 550   | 630                | 575 | 550 | 630                 | 575   | 550   |
|                     | 16 mA          | 930                   | 845   | 820   | -                  | -   | -   | 930                 | 845   | 820   |
| 1.8-V LVTTTL/LVCMOS | 2 mA           | 120                   | 109   | 104   | 120                | 109 | 104 | 120                 | 109   | 104   |
|                     | 4 mA           | 285                   | 250   | 230   | 285                | 250 | 230 | 285                 | 250   | 230   |
|                     | 6 mA           | 450                   | 390   | 360   | 450                | 390 | 360 | 450                 | 390   | 360   |
|                     | 8 mA           | 660                   | 570   | 520   | 660                | 570 | 520 | 660                 | 570   | 520   |
|                     | 10 mA          | 905                   | 805   | 755   | -                  | -   | -   | 905                 | 805   | 755   |
|                     | 12 mA          | 1,131                 | 1,040 | 990   | -                  | -   | -   | 1,131               | 1,040 | 990   |
| 1.5-V LVTTTL/LVCMOS | 2 mA           | 244                   | 200   | 180   | 244                | 200 | 180 | 244                 | 200   | 180   |
|                     | 4 mA           | 470                   | 370   | 325   | 470                | 370 | 325 | 470                 | 370   | 325   |
|                     | 6 mA           | 550                   | 430   | 375   | -                  | -   | -   | 550                 | 430   | 375   |
|                     | 8 mA           | 625                   | 495   | 420   | -                  | -   | -   | 625                 | 495   | 420   |
| SSTL-2 Class I      | 8 mA           | 400                   | 300   | 300   | -                  | -   | -   | 400                 | 300   | 300   |
|                     | 12 mA          | 400                   | 400   | 350   | 400                | 350 | 350 | 400                 | 400   | 350   |
| SSTL-2 Class II     | 16 mA          | 350                   | 350   | 300   | 350                | 350 | 300 | 350                 | 350   | 300   |
|                     | 20 mA          | 400                   | 350   | 350   | -                  | -   | -   | 400                 | 350   | 350   |
|                     | 24 mA          | 400                   | 400   | 350   | -                  | -   | -   | 400                 | 400   | 350   |

**Table 5–79. Maximum Output Clock Toggle Rate Derating Factors (Part 3 of 5)**

| I/O Standard                     | Drive Strength | Maximum Output Clock Toggle Rate Derating Factors (ps/pF) |     |     |              |     |     |                         |     |     |
|----------------------------------|----------------|-----------------------------------------------------------|-----|-----|--------------|-----|-----|-------------------------|-----|-----|
|                                  |                | Column I/O Pins                                           |     |     | Row I/O Pins |     |     | Dedicated Clock Outputs |     |     |
|                                  |                | -3                                                        | -4  | -5  | -3           | -4  | -5  | -3                      | -4  | -5  |
| SSTL-18 Class I                  | 4 mA           | 458                                                       | 570 | 570 | 458          | 570 | 570 | 505                     | 570 | 570 |
|                                  | 6 mA           | 305                                                       | 380 | 380 | 305          | 380 | 380 | 336                     | 380 | 380 |
|                                  | 8 mA           | 225                                                       | 282 | 282 | 225          | 282 | 282 | 248                     | 282 | 282 |
|                                  | 10 mA          | 167                                                       | 220 | 220 | 167          | 220 | 220 | 190                     | 220 | 220 |
|                                  | 12 mA          | 129                                                       | 175 | 175 | -            | -   | -   | 148                     | 175 | 175 |
| SSTL-18 Class II                 | 8 mA           | 173                                                       | 206 | 206 | -            | -   | -   | 155                     | 206 | 206 |
|                                  | 16 mA          | 150                                                       | 160 | 160 | -            | -   | -   | 140                     | 160 | 160 |
|                                  | 18 mA          | 120                                                       | 130 | 130 | -            | -   | -   | 110                     | 130 | 130 |
|                                  | 20 mA          | 109                                                       | 127 | 127 | -            | -   | -   | 94                      | 127 | 127 |
| 1.8-V HSTL Class I               | 4 mA           | 245                                                       | 282 | 282 | 245          | 282 | 282 | 229                     | 282 | 282 |
|                                  | 6 mA           | 164                                                       | 188 | 188 | 164          | 188 | 188 | 153                     | 188 | 188 |
|                                  | 8 mA           | 123                                                       | 140 | 140 | 123          | 140 | 140 | 114                     | 140 | 140 |
|                                  | 10 mA          | 110                                                       | 124 | 124 | 110          | 124 | 124 | 108                     | 124 | 124 |
|                                  | 12 mA          | 97                                                        | 110 | 110 | 97           | 110 | 110 | 104                     | 110 | 110 |
| 1.8-V HSTL Class II              | 16 mA          | 101                                                       | 104 | 104 | -            | -   | -   | 99                      | 104 | 104 |
|                                  | 18 mA          | 98                                                        | 102 | 102 | -            | -   | -   | 93                      | 102 | 102 |
|                                  | 20 mA          | 93                                                        | 99  | 99  | -            | -   | -   | 88                      | 99  | 99  |
| 1.5-V HSTL Class I               | 4 mA           | 168                                                       | 196 | 196 | 168          | 196 | 196 | 188                     | 196 | 196 |
|                                  | 6 mA           | 112                                                       | 131 | 131 | 112          | 131 | 131 | 125                     | 131 | 131 |
|                                  | 8 mA           | 84                                                        | 99  | 99  | 84           | 99  | 99  | 95                      | 99  | 99  |
|                                  | 10 mA          | 87                                                        | 98  | 98  | -            | -   | -   | 90                      | 98  | 98  |
|                                  | 12 mA          | 86                                                        | 98  | 98  | -            | -   | -   | 87                      | 98  | 98  |
| 1.5-V HSTL Class II              | 16 mA          | 95                                                        | 101 | 101 | -            | -   | -   | 96                      | 101 | 101 |
|                                  | 18 mA          | 95                                                        | 100 | 100 | -            | -   | -   | 101                     | 100 | 100 |
|                                  | 20 mA          | 94                                                        | 101 | 101 | -            | -   | -   | 104                     | 101 | 101 |
| Differential SSTL-2 Class II (3) | 8 mA           | 364                                                       | 680 | 680 | -            | -   | -   | 350                     | 680 | 680 |
|                                  | 12 mA          | 163                                                       | 207 | 207 | -            | -   | -   | 188                     | 207 | 207 |
|                                  | 16 mA          | 118                                                       | 147 | 147 | -            | -   | -   | 94                      | 147 | 147 |
|                                  | 20 mA          | 99                                                        | 122 | 122 | -            | -   | -   | 87                      | 122 | 122 |
|                                  | 24 mA          | 91                                                        | 116 | 116 | -            | -   | -   | 85                      | 116 | 116 |

**Table 5–86. Maximum DCD for DDIO Output on Row I/O Pins with PLL in the Clock Path (Part 2 of 2)** *Note (1)*

| Row DDIO Output I/O Standard    | Maximum DCD (PLL Output Clock Feeding DDIO Clock Port) |                | Unit |
|---------------------------------|--------------------------------------------------------|----------------|------|
|                                 | -3 Device                                              | -4 & -5 Device |      |
| LVDS/ HyperTransport technology | 180                                                    | 180            | ps   |

*Note to Table 5–86:*

- (1) The DCD specification is based on a no logic array noise condition.

**Table 5–87. Maximum DCD for DDIO Output on Column I/O with PLL in the Clock Path** *Note (1)*

| Column DDIO Output I/O Standard | Maximum DCD (PLL Output Clock Feeding DDIO Clock Port) |                | Unit |
|---------------------------------|--------------------------------------------------------|----------------|------|
|                                 | -3 Device                                              | -4 & -5 Device |      |
| 3.3-V LVTTTL                    | 145                                                    | 160            | ps   |
| 3.3-V LVCMOS                    | 100                                                    | 110            | ps   |
| 2.5V                            | 85                                                     | 95             | ps   |
| 1.8V                            | 85                                                     | 100            | ps   |
| 1.5-V LVCMOS                    | 140                                                    | 155            | ps   |
| SSTL-2 Class I                  | 65                                                     | 75             | ps   |
| SSTL-2 Class II                 | 60                                                     | 70             | ps   |
| SSTL-18 Class I                 | 50                                                     | 65             | ps   |
| SSTL-18 Class II                | 70                                                     | 80             | ps   |
| 1.8-V HSTL Class I              | 60                                                     | 70             | ps   |
| 1.8-V HSTL Class II             | 60                                                     | 70             | ps   |
| 1.5-V HSTL Class I              | 55                                                     | 70             | ps   |
| 1.5-V HSTL Class II             | 85                                                     | 100            | ps   |
| 1.2-V HSTL                      | 155                                                    | -              | ps   |
| LVPECL                          | 180                                                    | 180            | ps   |

*Notes to Table 5–87:*

- (1) The DCD specification is based on a no logic array noise condition.  
 (2) 1.2-V HSTL is only supported in -3 devices.