



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 780 |
| Number of Logic Elements/Cells | 15600 |
| Total RAM Bits | 419328 |
| Number of I/O | 366 |
| Number of Gates | - |
| Voltage - Supply | 1.15V ~ 1.25V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 672-BBGA |
| Supplier Device Package | 672-FBGA (27x27) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/ep2s15f672c3 |



Chapter Revision Dates

The chapters in this book, *Stratix II Device Handbook, Volume 1*, were revised on the following dates. Where chapters or groups of chapters are available separately, part numbers are listed.

- Chapter 1. Introduction
Revised: *May 2007*
Part number: *SII51001-4.2*
- Chapter 2. Stratix II Architecture
Revised: *May 2007*
Part number: *SII51002-4.3*
- Chapter 3. Configuration & Testing
Revised: *May 2007*
Part number: *SII51003-4.2*
- Chapter 4. Hot Socketing & Power-On Reset
Revised: *May 2007*
Part number: *SII51004-3.2*
- Chapter 5. DC & Switching Characteristics
Revised: *April 2011*
Part number: *SII51005-4.5*
- Chapter 6. Reference & Ordering Information
Revised: *April 2011*
Part number: *SII51006-2.2*

Table 2–2. Stratix II Device Routing Scheme (Part 2 of 2)

| Source | Destination | | | | | | | | | | | | | |
|------------|-------------------------|-------------|----------------|--------------------|--------------------------|-----------------|------------------|-----------------|------------------|-----|----------------|---------------|-------------|------------|
| | Shared Arithmetic Chain | Carry Chain | Register Chain | Local Interconnect | Direct Link Interconnect | R4 Interconnect | R24 Interconnect | C4 Interconnect | C16 Interconnect | ALM | M512 RAM Block | M4K RAM Block | M-RAM Block | DSP Blocks |
| Column IOE | | | | | ✓ | | | ✓ | ✓ | | | | | |
| Row IOE | | | | | ✓ | ✓ | ✓ | ✓ | | | | | | |

TriMatrix Memory

TriMatrix memory consists of three types of RAM blocks: M512, M4K, and M-RAM. Although these memory blocks are different, they can all implement various types of memory with or without parity, including true dual-port, simple dual-port, and single-port RAM, ROM, and FIFO buffers. [Table 2–3](#) shows the size and features of the different RAM blocks.

Table 2–3. TriMatrix Memory Features (Part 1 of 2)

| Memory Feature | M512 RAM Block (32 × 18 Bits) | M4K RAM Block (128 × 36 Bits) | M-RAM Block (4K × 144 Bits) |
|------------------------------|----------------------------------|----------------------------------|--------------------------------|
| Maximum performance | 500 MHz | 550 MHz | 420 MHz |
| True dual-port memory | | ✓ | ✓ |
| Simple dual-port memory | ✓ | ✓ | ✓ |
| Single-port memory | ✓ | ✓ | ✓ |
| Shift register | ✓ | ✓ | |
| ROM | ✓ | ✓ | (1) |
| FIFO buffer | ✓ | ✓ | ✓ |
| Pack mode | | ✓ | ✓ |
| Byte enable | ✓ | ✓ | ✓ |
| Address clock enable | | ✓ | ✓ |
| Parity bits | ✓ | ✓ | ✓ |
| Mixed clock mode | ✓ | ✓ | ✓ |
| Memory initialization (.mif) | ✓ | ✓ | |

M512 RAM Block

The M512 RAM block is a simple dual-port memory block and is useful for implementing small FIFO buffers, DSP, and clock domain transfer applications. Each block contains 576 RAM bits (including parity bits). M512 RAM blocks can be configured in the following modes:

- Simple dual-port RAM
- Single-port RAM
- FIFO
- ROM
- Shift register



Violating the setup or hold time on the memory block address registers could corrupt memory contents. This applies to both read and write operations.

When configured as RAM or ROM, you can use an initialization file to pre-load the memory contents.

M512 RAM blocks can have different clocks on its inputs and outputs. The `wren`, `datain`, and write address registers are all clocked together from one of the two clocks feeding the block. The read address, `rden`, and output registers can be clocked by either of the two clocks driving the block. This allows the RAM block to operate in read/write or input/output clock modes. Only the output register can be bypassed. The six `labclk` signals or local interconnect can drive the `inclock`, `outclock`, `wren`, `rden`, and `outclr` signals. Because of the advanced interconnect between the LAB and M512 RAM blocks, ALMs can also control the `wren` and `rden` signals and the RAM clock, clock enable, and asynchronous clear signals. [Figure 2-19](#) shows the M512 RAM block control signal generation logic.

The RAM blocks in Stratix II devices have local interconnects to allow ALMs and interconnects to drive into RAM blocks. The M512 RAM block local interconnect is driven by the R4, C4, and direct link interconnects from adjacent LABs. The M512 RAM blocks can communicate with LABs on either the left or right side through these row interconnects or with LAB columns on the left or right side with the column interconnects. The M512 RAM block has up to 16 direct link input connections from the left adjacent LABs and another 16 from the right adjacent LAB. M512 RAM outputs can also connect to left and right LABs through direct link interconnect. The M512 RAM block has equal opportunity for access and performance to and from LABs on either its left or right side. [Figure 2-20](#) shows the M512 RAM block to logic array interface.

The LAB row source for control signals, data inputs, and outputs is shown in [Table 2-7](#).


| Table 2-7. DSP Block Signal Sources & Destinations | | | |
|---|---|------------------------|------------------------|
| LAB Row at Interface | Control Signals Generated | Data Inputs | Data Outputs |
| 0 | clock0 aclr0 ena0 mult01_saturate addnsub1_round/ accum_round addnsub1 signa sourcea sourceb | A1[17..0] B1[17..0] | OA[17..0] OB[17..0] |
| 1 | clock1 aclr1 ena1 accum_saturate mult01_round accum_sload sourcea sourceb mode0 | A2[17..0] B2[17..0] | OC[17..0] OD[17..0] |
| 2 | clock2 aclr2 ena2 mult23_saturate addnsub3_round/ accum_round addnsub3 sign_b sourcea sourceb | A3[17..0] B3[17..0] | OE[17..0] OF[17..0] |
| 3 | clock3 aclr3 ena3 accum_saturate mult23_round accum_sload sourcea sourceb mode1 | A4[17..0] B4[17..0] | OG[17..0] OH[17..0] |



See the *DSP Blocks in Stratix II & Stratix II GX Devices* chapter in volume 2 of the *Stratix II Device Handbook* or the *Stratix II GX Device Handbook*, for more information on DSP blocks.

Figure 2–40 shows a top-level diagram of the Stratix II device and PLL floorplan.

Figure 2–40. PLL Locations




Figures 2–41 and 2–42 shows the global and regional clocking from the fast PLL outputs and the side clock pins.

Enhanced PLLs


Stratix II devices contain up to four enhanced PLLs with advanced clock management features. Figure 2–44 shows a diagram of the enhanced PLL.

Figure 2–44. Stratix II Enhanced PLL *Note (1)*




Notes to Figure 2–44:

- (1) Each clock source can come from any of the four clock pins that are physically located on the same side of the device as the PLL.
- (2) If the feedback input is used, you lose one (or two, if FBIN is differential) external clock output pin.
- (3) Each enhanced PLL has three differential external clock outputs or six single-ended external clock outputs.
- (4) The global or regional clock input can be driven by an output from another PLL, a pin-driven dedicated global or regional clock, or through a clock control block, provided the clock control block is fed by an output from another PLL or a pin-driven dedicated global or regional clock. An internally generated global signal cannot drive the PLL.

Figure 2–53. Input Timing Diagram in DDR Mode

When using the IOE for DDR outputs, the two output registers are configured to clock two data paths from ALMs on rising clock edges. These output registers are multiplexed by the clock to drive the output pin at a $\times 2$ rate. One output register clocks the first bit out on the clock high time, while the other output register clocks the second bit out on the clock low time. [Figure 2–54](#) shows the IOE configured for DDR output. [Figure 2–55](#) shows the DDR output timing diagram.

Figure 2–56. DQS Phase-Shift Circuitry Notes (1), (2), (3), (4)**Notes to Figure 2–56:**

- (1) There are up to 18 pairs of DQS and DQSn pins available on the top or the bottom of the Stratix II device. There are up to 10 pairs on the right side and 8 pairs on the left side of the DQS phase-shift circuitry.
- (2) The Δt module represents the DQS logic block.
- (3) Clock pins CLK[15..12]p feed the phase-shift circuitry on the top of the device and clock pins CLK[7..4]p feed the phase circuitry on the bottom of the device. You can also use a PLL clock output as a reference clock to the phase-shift circuitry.
- (4) You can only use PLL 5 to feed the DQS phase-shift circuitry on the top of the device and PLL 6 to feed the DQS phase-shift circuitry on the bottom of the device.

These dedicated circuits combined with enhanced PLL clocking and phase-shift ability provide a complete hardware solution for interfacing to high-speed memory.



For more information on external memory interfaces, refer to the *External Memory Interfaces in Stratix II & Stratix II GX Devices* chapter in volume 2 of the *Stratix II Device Handbook* or the *Stratix II GX Device Handbook*.

Programmable Drive Strength

The output buffer for each Stratix II device I/O pin has a programmable drive strength control for certain I/O standards. The LVTTTL, LVCMOS, SSTL, and HSTL standards have several levels of drive strength that the user can control. The default setting used in the Quartus II software is the maximum current strength setting that is used to achieve maximum I/O performance. For all I/O standards, the minimum setting is the lowest drive strength that guarantees the I_{OH}/I_{OL} of the standard. Using minimum settings provides signal slew rate control to reduce system noise and signal overshoot.

Table 2–17 shows the Stratix II on-chip termination support per I/O bank.

| Table 2–17. On-Chip Termination Support by I/O Banks (Part 1 of 2) | | | |
|---|-----------------------------|-------------------------------|-------------------------------|
| On-Chip Termination Support | I/O Standard Support | Top & Bottom Banks | Left & Right Banks |
| Series termination without calibration | 3.3-V LVTTTL | ✓ | ✓ |
| | 3.3-V LVCMOS | ✓ | ✓ |
| | 2.5-V LVTTTL | ✓ | ✓ |
| | 2.5-V LVCMOS | ✓ | ✓ |
| | 1.8-V LVTTTL | ✓ | ✓ |
| | 1.8-V LVCMOS | ✓ | ✓ |
| | 1.5-V LVTTTL | ✓ | ✓ |
| | 1.5-V LVCMOS | ✓ | ✓ |
| | SSTL-2 Class I and II | ✓ | ✓ |
| | SSTL-18 Class I | ✓ | ✓ |
| | SSTL-18 Class II | ✓ | |
| | 1.8-V HSTL Class I | ✓ | ✓ |
| | 1.8-V HSTL Class II | ✓ | |
| | 1.5-V HSTL Class I | ✓ | ✓ |
| | 1.2-V HSTL | ✓ | |

Differential On-Chip Termination

Stratix II devices support internal differential termination with a nominal resistance value of 100 Ω for LVDS or HyperTransport technology input receiver buffers. LVPECL input signals (supported on clock pins only) require an external termination resistor. Differential on-chip termination is supported across the full range of supported differential data rates as shown in the *DC & Switching Characteristics* chapter in volume 1 of the *Stratix II Device Handbook*.



For more information on differential on-chip termination, refer to the *High-Speed Differential I/O Interfaces with DPA in Stratix II & Stratix II GX Devices* chapter in volume 2 of the *Stratix II Device Handbook* or the *Stratix II GX Device Handbook*.



For more information on tolerance specifications for differential on-chip termination, refer to the *DC & Switching Characteristics* chapter in volume 1 of the *Stratix II Device Handbook*.

On-Chip Series Termination Without Calibration

Stratix II devices support driver impedance matching to provide the I/O driver with controlled output impedance that closely matches the impedance of the transmission line. As a result, reflections can be significantly reduced. Stratix II devices support on-chip series termination for single-ended I/O standards with typical R_S values of 25 and 50 Ω . Once matching impedance is selected, current drive strength is no longer selectable. [Table 2–17](#) shows the list of output standards that support on-chip series termination without calibration.

On-Chip Series Termination with Calibration

Stratix II devices support on-chip series termination with calibration in column I/O pins in top and bottom banks. There is one calibration circuit for the top I/O banks and one circuit for the bottom I/O banks. Each on-chip series termination calibration circuit compares the total impedance of each I/O buffer to the external 25- or 50- Ω resistors connected to the RUP and RDN pins, and dynamically enables or disables the transistors until they match. Calibration occurs at the end of device configuration. Once the calibration circuit finds the correct impedance, it powers down and stops changing the characteristics of the drivers.



For more information on series on-chip termination supported by Stratix II devices, refer to the *Selectable I/O Standards in Stratix II & Stratix II GX Devices* chapter in volume 2 of the *Stratix II Device Handbook* or the *Stratix II GX Device Handbook*.

Table 2–20. Supported TDO/TDI Voltage Combinations (Part 2 of 2)

| Device | TDI Input Buffer Power | Stratix II TDO V_{CCIO} Voltage Level in I/O Bank 4 | | | | |
|----------------|------------------------|---|---------------------------|---------------------------|---------------------------|---------------------------|
| | | $V_{CCIO} = 3.3\text{ V}$ | $V_{CCIO} = 2.5\text{ V}$ | $V_{CCIO} = 1.8\text{ V}$ | $V_{CCIO} = 1.5\text{ V}$ | $V_{CCIO} = 1.2\text{ V}$ |
| Non-Stratix II | VCC = 3.3 V | ✓ (1) | ✓ (2) | ✓ (3) | Level shifter required | Level shifter required |
| | VCC = 2.5 V | ✓ (1), (4) | ✓ (2) | ✓ (3) | Level shifter required | Level shifter required |
| | VCC = 1.8 V | ✓ (1), (4) | ✓ (2), (5) | ✓ | Level shifter required | Level shifter required |
| | VCC = 1.5 V | ✓ (1), (4) | ✓ (2), (5) | ✓ (6) | ✓ | ✓ |

Notes to Table 2–20:

- (1) The TDO output buffer meets $V_{OH}(\text{MIN}) = 2.4\text{ V}$.
- (2) The TDO output buffer meets $V_{OH}(\text{MIN}) = 2.0\text{ V}$.
- (3) An external $250\text{-}\Omega$ pull-up resistor is not required, but recommended if signal levels on the board are not optimal.
- (4) Input buffer must be 3.3-V tolerant.
- (5) Input buffer must be 2.5-V tolerant.
- (6) Input buffer must be 1.8-V tolerant.

High-Speed Differential I/O with DPA Support

Stratix II devices contain dedicated circuitry for supporting differential standards at speeds up to 1 Gbps. The LVDS and HyperTransport differential I/O standards are supported in the Stratix II device. In addition, the LVPECL I/O standard is supported on input and output clock pins on the top and bottom I/O banks.

The high-speed differential I/O circuitry supports the following high speed I/O interconnect standards and applications:

- SPI-4 Phase 2 (POS-PHY Level 4)
- SFI-4
- Parallel RapidIO
- HyperTransport technology

There are four dedicated high-speed PLLs in the EP2S15 to EP2S30 devices and eight dedicated high-speed PLLs in the EP2S60 to EP2S180 devices to multiply reference clocks and drive high-speed differential SERDES channels.

Tables 2–21 through 2–26 show the number of channels that each fast PLL can clock in each of the Stratix II devices. In Tables 2–21 through 2–26 the first row for each transmitter or receiver provides the number of channels driven directly by the PLL. The second row below it shows the maximum channels a PLL can drive if cross bank channels are used from the adjacent center PLL. For example, in the 484-pin FineLine BGA EP2S15

Document Revision History

Table 2–27 shows the revision history for this chapter.

| Table 2–27. Document Revision History (Part 1 of 2) | | |
|--|--|---|
| Date and Document Version | Changes Made | Summary of Changes |
| May 2007, v4.3 | Updated “Clock Control Block” section. | — |
| | Updated note in the “Clock Control Block” section. | — |
| | Deleted Tables 2-11 and 2-12. | — |
| | Updated notes to: <ul style="list-style-type: none"> ● Figure 2–41 ● Figure 2–42 ● Figure 2–43 ● Figure 2–45 | — |
| | Updated notes to Table 2–18. | — |
| | Moved Document Revision History to end of the chapter. | — |
| | | |
| August 2006, v4.2 | Updated Table 2–18 with note. | — |
| April 2006, v4.1 | <ul style="list-style-type: none"> ● Updated Table 2–13. ● Removed Note 2 from Table 2–16. ● Updated “On-Chip Termination” section and Table 2–19 to include parallel termination with calibration information. ● Added new “On-Chip Parallel Termination with Calibration” section. ● Updated Figure 2–44. | <ul style="list-style-type: none"> ● Added parallel on-chip termination description and specification. ● Changed RCLK names to match the Quartus II software in Table 2–13. |
| December 2005, v4.0 | Updated “Clock Control Block” section. | — |
| July 2005, v3.1 | <ul style="list-style-type: none"> ● Updated HyperTransport technology information in Table 2–18. ● Updated HyperTransport technology information in Figure 2–57. ● Added information on the asynchronous clear signal. | — |
| May 2005, v3.0 | <ul style="list-style-type: none"> ● Updated “Functional Description” section. ● Updated Table 2–3. ● Updated “Clock Control Block” section. ● Updated Tables 2–17 through 2–19. ● Updated Tables 2–20 through 2–22. ● Updated Figure 2–57. | — |
| March 2005, 2.1 | <ul style="list-style-type: none"> ● Updated “Functional Description” section. ● Updated Table 2–3. | — |

Table 5–10. 2.5-V LVDS I/O Specifications

| Symbol | Parameter | Conditions | Minimum | Typical | Maximum | Unit |
|-------------------|--|------------------------|---------|---------|---------|------|
| V _{CCIO} | I/O supply voltage for left and right I/O banks (1, 2, 5, and 6) | | 2.375 | 2.500 | 2.625 | V |
| V _{ID} | Input differential voltage swing (single-ended) | | 100 | 350 | 900 | mV |
| V _{ICM} | Input common mode voltage | | 200 | 1,250 | 1,800 | mV |
| V _{OD} | Output differential voltage (single-ended) | R _L = 100 Ω | 250 | | 450 | mV |
| V _{OCM} | Output common mode voltage | R _L = 100 Ω | 1.125 | | 1.375 | V |
| R _L | Receiver differential input discrete resistor (external to Stratix II devices) | | 90 | 100 | 110 | Ω |

Table 5–11. 3.3-V LVDS I/O Specifications

| Symbol | Parameter | Conditions | Minimum | Typical | Maximum | Unit |
|-----------------------|--|------------------------|---------|---------|---------|------|
| V _{CCIO} (1) | I/O supply voltage for top and bottom PLL banks (9, 10, 11, and 12) | | 3.135 | 3.300 | 3.465 | V |
| V _{ID} | Input differential voltage swing (single-ended) | | 100 | 350 | 900 | mV |
| V _{ICM} | Input common mode voltage | | 200 | 1,250 | 1,800 | mV |
| V _{OD} | Output differential voltage (single-ended) | R _L = 100 Ω | 250 | | 710 | mV |
| V _{OCM} | Output common mode voltage | R _L = 100 Ω | 840 | | 1,570 | mV |
| R _L | Receiver differential input discrete resistor (external to Stratix II devices) | | 90 | 100 | 110 | Ω |

Note to Table 5–11:

- (1) The top and bottom clock input differential buffers in I/O banks 3, 4, 7, and 8 are powered by V_{CCINT}, not V_{CCIO}. The PLL clock output/feedback differential buffers are powered by VCC_PLL_OUT. For differential clock output/feedback operation, VCC_PLL_OUT should be connected to 3.3 V.

Table 5–36. Stratix II Performance Notes (Part 6 of 6) *Note (1)*

| Applications | | Resources Used | | | Performance | | | | |
|----------------|---|----------------|-------------------------|------------|-----------------------|-----------------------|----------------|----------------|------|
| | | ALUTs | TriMatrix Memory Blocks | DSP Blocks | -3 Speed Grade (2) | -3 Speed Grade (3) | -4 Speed Grade | -5 Speed Grade | Unit |
| Larger designs | 8-bit, 1024-point, quadrant output, four parallel FFT engines, buffered burst, three multipliers five adders FFT function | 7385 | 60 | 36 | 359.58 | 352.98 | 312.01 | 278.00 | MHz |
| | 8-bit, 1024-point, quadrant output, four parallel FFT engines, buffered burst, four multipliers and two adders FFT function | 6601 | 60 | 48 | 371.88 | 355.74 | 327.86 | 277.62 | MHz |

Notes for Table 5–36:

- (1) These design performance numbers were obtained using the Quartus II software version 5.0 SP1.
- (2) These numbers apply to -3 speed grade EP2S15, EP2S30, EP2S60, and EP2S90 devices.
- (3) These numbers apply to -3 speed grade EP2S130 and EP2S180 devices.
- (4) This application uses registered inputs and outputs.
- (5) This application uses registered multiplier input and output stages within the DSP block.
- (6) This application uses registered multiplier input, pipeline, and output stages within the DSP block.
- (7) This application uses registered multiplier input with output of the multiplier stage feeding the accumulator or subtractor within the DSP block.
- (8) This application uses the same clock source that is globally routed and connected to ports A and B.
- (9) This application uses locally routed clocks or differently sourced clocks for ports A and B.

Table 5–39. DSP Block Internal Timing Microparameters (Part 1 of 2)

| Symbol | Parameter | -3 Speed Grade (1) | | -3 Speed Grade (2) | | -4 Speed Grade | | -5 Speed Grade | | Unit |
|-----------------------|---|--------------------|-------|--------------------|-------|----------------|-------|----------------|-------|------|
| | | Min (3) | Max | Min (3) | Max | Min (4) | Max | Min (3) | Max | |
| t_{SU} | Input, pipeline, and output register setup time before clock | 50 | | 52 | | 57 57 | | 67 | | ps |
| t_H | Input, pipeline, and output register hold time after clock | 180 | | 189 | | 206 206 | | 241 | | ps |
| t_{CO} | Input, pipeline, and output register clock-to-output delay | 0 | 0 | 0 | 0 | 0 0 | 0 | 0 | 0 | ps |
| $t_{INREG2PIPE9}$ | Input register to DSP block pipeline register in 9×9 -bit mode | 1,312 | 2,030 | 1,312 | 2,030 | 1,250 1,312 | 2,334 | 1,312 | 2,720 | ps |
| $t_{INREG2PIPE18}$ | Input register to DSP block pipeline register in 18×18 -bit mode | 1,302 | 2,010 | 1,302 | 2,110 | 1,240 1,302 | 2,311 | 1,302 | 2,693 | ps |
| $t_{INREG2PIPE36}$ | Input register to DSP block pipeline register in 36×36 -bit mode | 1,302 | 2,010 | 1,302 | 2,110 | 1,240 1,302 | 2,311 | 1,302 | 2,693 | ps |
| $t_{PIPE2OUTREG2ADD}$ | DSP block pipeline register to output register delay in two-multipliers adder mode | 924 | 1,450 | 924 | 1,522 | 880 924 | 1,667 | 924 | 1,943 | ps |
| $t_{PIPE2OUTREG4ADD}$ | DSP block pipeline register to output register delay in four-multipliers adder mode | 1,134 | 1,850 | 1,134 | 1,942 | 1,080 1,134 | 2,127 | 1,134 | 2,479 | ps |
| t_{PD9} | Combinational input to output delay for 9×9 | 2,100 | 2,880 | 2,100 | 3,024 | 2,000 2,100 | 3,312 | 2,100 | 3,859 | ps |
| t_{PD18} | Combinational input to output delay for 18×18 | 2,110 | 2,990 | 2,110 | 3,139 | 2,010 2,110 | 3,438 | 2,110 | 4,006 | ps |
| t_{PD36} | Combinational input to output delay for 36×36 | 2,939 | 4,450 | 2,939 | 4,672 | 2,800 2,939 | 5,117 | 2,939 | 5,962 | ps |
| t_{CLR} | Minimum clear pulse width | 2,212 | | 2,322 | | 2,543 2,543 | | 2,964 | | ps |

Table 5–42. M-RAM Block Internal Timing Microparameters (Part 2 of 2) *Note (1)*

| Symbol | Parameter | -3 Speed Grade (2) | | -3 Speed Grade (3) | | -4 Speed Grade | | -5 Speed Grade | | Unit |
|----------------------|---------------------------|--------------------|-----|--------------------|-----|----------------|-----|----------------|-----|------|
| | | Min (4) | Max | Min (4) | Max | Min (5) | Max | Min (4) | Max | |
| t_{MEGACKH} | Minimum clock high time | 1,250 | | 1,312 | | 1,437 1,437 | | 1,675 | | ps |
| t_{MEGACLR} | Minimum clear pulse width | 144 | | 151 | | 165 165 | | 192 | | ps |

Notes to Table 5–42:

- (1) F_{MAX} of M-RAM Block obtained using the Quartus II software does not necessarily equal to $1/\text{TMEGARC}$.
- (2) These numbers apply to -3 speed grade EP2S15, EP2S30, EP2S60, and EP2S90 devices.
- (3) These numbers apply to -3 speed grade EP2S130 and EP2S180 devices.
- (4) For the -3 and -5 speed grades, the minimum timing is for the commercial temperature grade. Only -4 speed grade devices offer the industrial temperature grade.
- (5) For the -4 speed grade, the first number is the minimum timing parameter for industrial devices. The second number is the minimum timing parameter for commercial devices.

Stratix II Clock Timing Parameters

See Tables 5–43 through 5–67 for Stratix II clock timing parameters.

Table 5–43. Stratix II Clock Timing Parameters

| Symbol | Parameter |
|----------------------|--|
| t_{CIN} | Delay from clock pad to I/O input register |
| t_{COUT} | Delay from clock pad to I/O output register |
| t_{PLLCIN} | Delay from PLL <i>inclk</i> pad to I/O input register |
| t_{PLLCOUT} | Delay from PLL <i>inclk</i> pad to I/O output register |

Table 5–50. EP2S30 Row Pins Regional Clock Timing Parameters

| Parameter | Minimum Timing | | -3 Speed Grade | -4 Speed Grade | -5 Speed Grade | Unit |
|---------------|----------------|------------|----------------|----------------|----------------|------|
| | Industrial | Commercial | | | | |
| t_{CIN} | 1.304 | 1.184 | 1.966 | 2.251 | 2.616 | ns |
| t_{COUT} | 1.309 | 1.189 | 1.962 | 2.247 | 2.611 | ns |
| t_{PLLCIN} | -0.135 | -0.158 | -0.208 | -0.254 | -0.302 | ns |
| $t_{PLLCOUT}$ | -0.13 | -0.153 | -0.212 | -0.258 | -0.307 | ns |

Table 5–51. EP2S30 Row Pins Global Clock Timing Parameters

| Parameter | Minimum Timing | | -3 Speed Grade | -4 Speed Grade | -5 Speed Grade | Unit |
|---------------|----------------|------------|----------------|----------------|----------------|------|
| | Industrial | Commercial | | | | |
| t_{CIN} | 1.289 | 1.352 | 2.238 | 2.567 | 2.990 | ns |
| t_{COUT} | 1.294 | 1.357 | 2.234 | 2.563 | 2.985 | ns |
| t_{PLLCIN} | -0.14 | -0.154 | -0.169 | -0.205 | -0.254 | ns |
| $t_{PLLCOUT}$ | -0.135 | -0.149 | -0.173 | -0.209 | -0.259 | ns |

EP2S60 Clock Timing Parameters

Tables 5–52 through 5–55 show the maximum clock timing parameters for EP2S60 devices.

Table 5–52. EP2S60 Column Pins Regional Clock Timing Parameters

| Parameter | Minimum Timing | | -3 Speed Grade | -4 Speed Grade | -5 Speed Grade | Unit |
|---------------|----------------|------------|----------------|----------------|----------------|------|
| | Industrial | Commercial | | | | |
| t_{CIN} | 1.681 | 1.762 | 2.945 | 3.381 | 3.931 | ns |
| t_{COUT} | 1.524 | 1.597 | 2.703 | 3.103 | 3.607 | ns |
| t_{PLLCIN} | 0.066 | 0.064 | 0.279 | 0.311 | 0.348 | ns |
| $t_{PLLCOUT}$ | -0.091 | -0.101 | 0.037 | 0.033 | 0.024 | ns |

IOE Programmable Delay

See [Tables 5–69](#) and [5–70](#) for IOE programmable delay.

Table 5–69. Stratix II IOE Programmable Delay on Column Pins *Note (1)*

| Parameter | Paths Affected | Available Settings | Minimum Timing (2) | | -3 Speed Grade (3) | | -4 Speed Grade | | -5 Speed Grade | |
|--|-----------------------------------|--------------------|--------------------|-----------------|--------------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| | | | Min Offset (ps) | Max Offset (ps) | Min Offset (ps) | Max Offset (ps) | Min Offset (ps) | Max Offset (ps) | Min Offset (ps) | Max Offset (ps) |
| Input delay from pin to internal cells | Pad to I/O dataout to logic array | 8 | 0 0 | 1,696 1,781 | 0 0 | 2,881 3,025 | 0 | 3,313 | 0 | 3,860 |
| Input delay from pin to input register | Pad to I/O input register | 64 | 0 0 | 1,955 2,053 | 0 0 | 3,275 3,439 | 0 | 3,766 | 0 | 4,388 |
| Delay from output register to output pin | I/O output register to pad | 2 | 0 0 | 316 332 | 0 0 | 500 525 | 0 | 575 | 0 | 670 |
| Output enable pin delay | t_{xz} , t_{zx} | 2 | 0 0 | 305 320 | 0 0 | 483 507 | 0 | 556 | 0 | 647 |

Notes to Table 5–69:

- (1) The incremental values for the settings are generally linear. For the exact delay associated with each setting, use the latest version of the Quartus II software.
- (2) The first number is the minimum timing parameter for industrial devices. The second number is the minimum timing parameter for commercial devices.
- (3) The first number applies to -3 speed grade EP2S15, EP2S30, EP2S60, and EP2S90 devices. The second number applies to -3 speed grade EP2S130 and EP2S180 devices.

Table 5–97. DQS Phase Jitter Specifications for DLL-Delayed Clock (tDQS_PHASE_JITTER) Note (1)

| Number of DQS Delay Buffer Stages (2) | DQS Phase Jitter | Unit |
|---------------------------------------|------------------|------|
| 1 | 30 | ps |
| 2 | 60 | ps |
| 3 | 90 | ps |
| 4 | 120 | ps |

Notes to Table 5–97:

- (1) Peak-to-peak phase jitter on the phase shifted DDS clock (digital jitter is caused by DLL tracking).
- (2) Delay stages used for requested DQS phase shift are reported in your project's Compilation Report in the Quartus II software.

Table 5–98. DQS Phase-Shift Error Specifications for DLL-Delayed Clock (tDQS_PSERR) (1)

| Number of DQS Delay Buffer Stages (2) | –3 Speed Grade | –4 Speed Grade | –5 Speed Grade | Unit |
|---------------------------------------|----------------|----------------|----------------|------|
| 1 | 25 | 30 | 35 | ps |
| 2 | 50 | 60 | 70 | ps |
| 3 | 75 | 90 | 105 | ps |
| 4 | 100 | 120 | 140 | ps |

Notes to Table 5–98:

- (1) This error specification is the absolute maximum and minimum error. For example, skew on three delay buffer stages in a C3 speed grade is 75 ps or ± 37.5 ps.
- (2) Delay stages used for requested DQS phase shift are reported in your project's Compilation Report in the Quartus II software.

Table 5–99. DQS Bus Clock Skew Adder Specifications (tDQS_CLOCK_SKEW_ADDER)

| Mode | DQS Clock Skew Adder | Unit |
|----------------|----------------------|------|
| ×4 DQ per DQS | 40 | ps |
| ×9 DQ per DQS | 70 | ps |
| ×18 DQ per DQS | 75 | ps |
| ×36 DQ per DQS | 95 | ps |

Note to Table 5–99:

- (1) This skew specification is the absolute maximum and minimum skew. For example, skew on a ×4 DQ group is 40 ps or ± 20 ps.

Table 5–102 shows the JTAG timing parameters and values for Stratix II devices.

| Table 5–102. Stratix II JTAG Timing Parameters & Values | | | | |
|--|--|------------|------------|-------------|
| Symbol | Parameter | Min | Max | Unit |
| t_{JCP} | TCK clock period | 30 | | ns |
| t_{JCH} | TCK clock high time | 13 | | ns |
| t_{JCL} | TCK clock low time | 13 | | ns |
| t_{JPSU} | JTAG port setup time | 3 | | ns |
| t_{JPH} | JTAG port hold time | 5 | | ns |
| t_{JPCO} | JTAG port clock to output | | 11 (1) | ns |
| t_{JPZX} | JTAG port high impedance to valid output | | 14 (1) | ns |
| t_{JPXZ} | JTAG port valid output to high impedance | | 14 (1) | ns |

Note to Table 5–102:

- (1) A 1 ns adder is required for each V_{CCIO} voltage step down from 3.3 V. For example, $t_{JPCO} = 12$ ns if V_{CCIO} of the TDO I/O bank = 2.5 V, or 13 ns if it equals 1.8 V.

Document Revision History

Table 5–103 shows the revision history for this chapter.

| Table 5–103. Document Revision History (Part 1 of 3) | | |
|---|--|---|
| Date and Document Version | Changes Made | Summary of Changes |
| April 2011, v4.5 | Updated Table 5–3. | Added operating junction temperature for military use. |
| July 2009, v4.4 | Updated Table 5–92. | Updated the spread spectrum modulation frequency (f_{SS}) from (100 kHz–500 kHz) to (30 kHz–150 kHz). |
| May 2007, v4.3 | <ul style="list-style-type: none"> Updated R_{CONF} in Table 5–4. Updated f_{IN} (min) in Table 5–92. Updated f_{IN} and f_{INPFD} in Table 5–93. | — |
| | Moved the Document Revision History section to the end of the chapter. | — |