

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	1694
Number of Logic Elements/Cells	33880
Total RAM Bits	1369728
Number of I/O	342
Number of Gates	-
Voltage - Supply	1.15V ~ 1.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	484-BBGA
Supplier Device Package	484-FBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep2s30f484c3n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

signal with asynchronous load data input tied high. When the asynchronous load/preset signal is used, the labclkena0 signal is no longer available.

The LAB row clocks [5..0] and LAB local interconnect generate the LAB-wide control signals. The MultiTrackTM interconnect's inherent low skew allows clock and control signal distribution in addition to data. Figure 2–4 shows the LAB control signal generation circuit.

There are two unique clock signals per LAB. Dedicated Row LAB Clocks Local Interconnect Local Interconnect Local Interconnect Local Interconnect Local Interconnect Local Interconnect labclr1 labclk0 labclk1 labclkena0 labclkena1 labclkena2 labclr0 synclr or asyncload or labpreset

Figure 2-4. LAB-Wide Control Signals


Adaptive Logic Modules

The basic building block of logic in the Stratix II architecture, the adaptive logic module (ALM), provides advanced features with efficient logic utilization. Each ALM contains a variety of look-up table (LUT)-based resources that can be divided between two adaptive LUTs (ALUTs). With up to eight inputs to the two ALUTs, one ALM can implement various combinations of two functions. This adaptability allows the ALM to be

completely backward-compatible with four-input LUT architectures. One ALM can also implement any function of up to six inputs and certain seven-input functions.

In addition to the adaptive LUT-based resources, each ALM contains two programmable registers, two dedicated full adders, a carry chain, a shared arithmetic chain, and a register chain. Through these dedicated resources, the ALM can efficiently implement various arithmetic functions and shift registers. Each ALM drives all types of interconnects: local, row, column, carry chain, shared arithmetic chain, register chain, and direct link interconnects. Figure 2–5 shows a high-level block diagram of the Stratix II ALM while Figure 2–6 shows a detailed view of all the connections in the ALM.

Figure 2-5. High-Level Block Diagram of the Stratix II ALM






Figure 2–7. ALM in Normal Mode Note (1)

Note to Figure 2-7:

(1) Combinations of functions with fewer inputs than those shown are also supported. For example, combinations of functions with the following number of inputs are supported: 4 and 3, 3 and 3, 3 and 2, 5 and 2, etc.

The normal mode provides complete backward compatibility with fourinput LUT architectures. Two independent functions of four inputs or less can be implemented in one Stratix II ALM. In addition, a five-input function and an independent three-input function can be implemented without sharing inputs. arithmetic chain runs vertically allowing fast horizontal connections to TriMatrix memory and DSP blocks. A shared arithmetic chain can continue as far as a full column.

Similar to the carry chains, the shared arithmetic chains are also top- or bottom-half bypassable. This capability allows the shared arithmetic chain to cascade through half of the ALMs in a LAB while leaving the other half available for narrower fan-in functionality. Every other LAB column is top-half bypassable, while the other LAB columns are bottom-half bypassable.

See the "MultiTrack Interconnect" on page 2–22 section for more information on shared arithmetic chain interconnect.

Register Chain

In addition to the general routing outputs, the ALMs in an LAB have register chain outputs. The register chain routing allows registers in the same LAB to be cascaded together. The register chain interconnect allows an LAB to use LUTs for a single combinational function and the registers to be used for an unrelated shift register implementation. These resources speed up connections between ALMs while saving local interconnect resources (see Figure 2–15). The Quartus II Compiler automatically takes advantage of these resources to improve utilization and performance.




Figure 2–25. M-RAM Block LAB Row Interface Note (1)

Note to Figure 2–25:

(1) Only R24 and C16 interconnects cross the M-RAM block boundaries.

Table 2–5 shows the number of DSP blocks in each Stratix II device.

Table 2-5.	DSP Blocks in	Stratix II Devices	Note (1)	
Device	DSP Blocks	Total 9 × 9 Multipliers	Total 18 × 18 Multipliers	Total 36 × 36 Multipliers
EP2S15	12	96	48	12
EP2S30	16	128	64	16
EP2S60	36	288	144	36
EP2S90	48	384	192	48
EP2S130	63	504	252	63
EP2S180	96	768	384	96

Note to Table 2-5:

DSP block multipliers can optionally feed an adder/subtractor or accumulator in the block depending on the configuration. This makes routing to ALMs easier, saves ALM routing resources, and increases performance, because all connections and blocks are in the DSP block. Additionally, the DSP block input registers can efficiently implement shift registers for FIR filter applications, and DSP blocks support Q1.15 format rounding and saturation.

Figure 2–28 shows the top-level diagram of the DSP block configured for 18×18 -bit multiplier mode.

⁽¹⁾ Each device has either the numbers of 9×9 -, 18×18 -, or 36×36 -bit multipliers shown. The total number of multipliers for each device is not the sum of all the multipliers.




Figure 2-30. DSP Block Interface to Interconnect

A bus of 44 control signals feeds the entire DSP block. These signals include clocks, asynchronous clears, clock enables, signed/unsigned control signals, addition and subtraction control signals, rounding and saturation control signals, and accumulator synchronous loads. The clock signals are routed from LAB row clocks and are generated from specific LAB rows at the DSP block interface.



When using the global or regional clock control blocks in Stratix II devices to select between multiple clocks or to enable and disable clock networks, be aware of possible narrow pulses or glitches when switching from one clock signal to another. A glitch or runt pulse has a width that is less than the width of the highest frequency input clock signal. To prevent logic errors within the FPGA, Altera recommends that you build circuits that filter out glitches and runt pulses.

Figures 2–37 through 2–39 show the clock control block for the global clock, regional clock, and PLL external clock output, respectively.

Pins PLL Counter Outputs CLKn Internal Pin Logic Static Clock Select (2) This multiplexer supports User-Controllable Dynamic Switching Enable/ Disable Internal Logic **GCLK**

Figure 2-37. Global Clock Control Blocks


Notes to Figure 2-37:

- These clock select signals can be dynamically controlled through internal logic when the device is operating in user mode.
- (2) These clock select signals can only be set through a configuration file (.sof or .pof) and cannot be dynamically controlled during user mode operation.

Fast PLLs

Stratix II devices contain up to eight fast PLLs with high-speed serial interfacing ability. Figure 2–45 shows a diagram of the fast PLL.

Figure 2–45. Stratix II Device Fast PLL Notes (1), (2), (3)



Notes to Figure 2-45:

- (1) The global or regional clock input can be driven by an output from another PLL, a pin-driven dedicated global or regional clock, or through a clock control block, provided the clock control block is fed by an output from another PLL or a pin-driven dedicated global or regional clock. An internally generated global signal cannot drive the PLL.
- (2) In high-speed differential I/O support mode, this high-speed PLL clock feeds the SERDES circuitry. Stratix II devices only support one rate of data transfer per fast PLL in high-speed differential I/O support mode.
- (3) This signal is a differential I/O SERDES control signal.
- (4) Stratix II fast PLLs only support manual clock switchover.
- (5) If the design enables this ÷2 counter, then the device can use a VCO frequency range of 150 to 520 MHz.



See the *PLLs in Stratix II & Stratix II GX Devices* chapter in volume 2 of the *Stratix II Device Handbook* or the *Stratix II GX Device Handbook* for more information on enhanced and fast PLLs. See "High-Speed Differential I/O with DPA Support" on page 2–96 for more information on high-speed differential I/O support.

I/O Structure

The Stratix II IOEs provide many features, including:

- Dedicated differential and single-ended I/O buffers
- 3.3-V, 64-bit, 66-MHz PCI compliance
- 3.3-V, 64-bit, 133-MHz PCI-X 1.0 compliance
- Joint Test Action Group (JTAG) boundary-scan test (BST) support
- On-chip driver series termination
- On-chip parallel termination
- On-chip termination for differential standards
- Programmable pull-up during configuration




Figure 2–48. Column I/O Block Connection to the Interconnect Note (1)

Note to Figure 2-48:

(1) The 32 data and control signals consist of eight data out lines: four lines each for DDR applications io_dataouta[3..0] and io_dataoutb[3..0], four output enables io_oe[3..0], four input clock enables io_ce_in[3..0], four output clock enables io_ce_out[3..0], four clocks io_clk[3..0], four asynchronous clear and preset signals io_aclr/apreset[3..0], and four synchronous clear and preset signals io sclr/spreset[3..0].

Table 2-	14. DQS & DQ Bus Mode Supp	ort (Part 2 of 2	Note (1)		
Device	Package	Number of ×4 Groups	Number of ×8/×9 Groups	Number of ×16/×18 Groups	Number of ×32/×36 Groups
EP2S90	484-pin Hybrid FineLine BGA	8	4	0	0
	780-pin FineLine BGA	18	8	4	0
	1,020-pin FineLine BGA	36	18	8	4
	1,508-pin FineLine BGA	36	18	8	4
EP2S130	780-pin FineLine BGA	18	8	4	0
	1,020-pin FineLine BGA	36	18	8	4
	1,508-pin FineLine BGA	36	18	8	4
EP2S180	1,020-pin FineLine BGA	36	18	8	4
	1,508-pin FineLine BGA	36	18	8	4

Notes to Table 2-14:

A compensated delay element on each DQS pin automatically aligns input DQS synchronization signals with the data window of their corresponding DQ data signals. The DQS signals drive a local DQS bus in the top and bottom I/O banks. This DQS bus is an additional resource to the I/O clocks and is used to clock DQ input registers with the DQS signal.

The Stratix II device has two phase-shifting reference circuits, one on the top and one on the bottom of the device. The circuit on the top controls the compensated delay elements for all DQS pins on the top. The circuit on the bottom controls the compensated delay elements for all DQS pins on the bottom.

Each phase-shifting reference circuit is driven by a system reference clock, which must have the same frequency as the DQS signal. Clock pins CLK[15..12]p feed the phase circuitry on the top of the device and clock pins CLK[7..4]p feed the phase circuitry on the bottom of the device. In addition, PLL clock outputs can also feed the phase-shifting reference circuits.

Figure 2–56 illustrates the phase-shift reference circuit control of each DQS delay shift on the top of the device. This same circuit is duplicated on the bottom of the device.

⁽¹⁾ Check the pin table for each DQS/DQ group in the different modes.

Table 2–18 summarizes Stratix II MultiVolt I/O support.

Table 2–18	Table 2–18. Stratix II MultiVolt I/O Support Note (1)										
Input Signal (V)					Output Signal (V)						
V _{CCIO} (V)	1.2	1.5	1.8	2.5	3.3	1.2	1.5	1.8	2.5	3.3	5.0
1.2	(4)	√ (2)	√ (2)	√ (2)	√ (2)	√ (4)					
1.5	(4)	✓	✓	√ (2)	√ (2)	√ (3)	✓				
1.8	(4)	✓	✓	√ (2)	√ (2)	√ (3)	√ (3)	✓			
2.5	(4)			✓	✓	√ (3)	√ (3)	√ (3)	✓		
3.3	(4)			✓	✓	√ (3)	√ (3)	√ (3)	√ (3)	✓	✓

Notes to Table 2–18:

- To drive inputs higher than V_{CCIO} but less than 4.0 V, disable the PCI clamping diode and select the Allow LVTTL and LVCMOS input levels to overdrive input buffer option in the Quartus II software.
- (2) The pin current may be slightly higher than the default value. You must verify that the driving device's V_{OL} maximum and V_{OH} minimum voltages do not violate the applicable Stratix II V_{IL} maximum and V_{IH} minimum voltage specifications.
- (3) Although V_{CCIO} specifies the voltage necessary for the Stratix II device to drive out, a receiving device powered at a different level can still interface with the Stratix II device if it has inputs that tolerate the V_{CCIO} value.
- (4) Stratix II devices do not support 1.2-V LVTTL and 1.2-V LVCMOS. Stratix II devices support 1.2-V HSTL.

The TDO and nCEO pins are powered by V_{CCIO} of the bank that they reside in. TDO is in I/O bank 4 and nCEO is in I/O bank 7.

Ideally, the V_{CC} supplies for the I/O buffers of any two connected pins are at the same voltage level. This may not always be possible depending on the V_{CCIO} level of TDO and nCEO pins on master devices and the configuration voltage level chosen by VCCSEL on slave devices. Master and slave devices can be in any position in the chain. Master indicates that it is driving out TDO or nCEO to a slave device.

For multi-device passive configuration schemes, the nCEO pin of the master device drives the nCE pin of the slave device. The VCCSEL pin on the slave device selects which input buffer is used for nCE. When VCCSEL is logic high, it selects the 1.8-V/1.5-V buffer powered by $V_{\rm CCIO}$. When VCCSEL is logic low it selects the 3.3-V/2.5-V input buffer powered by $V_{\rm CCPD}$. The ideal case is to have the $V_{\rm CCIO}$ of the nCEO bank in a master device match the VCCSEL settings for the nCE input buffer of the slave device it is connected to, but that may not be possible depending on the application. Table 2–19 contains board design recommendations to ensure that nCEO can successfully drive nCE for all power supply combinations.

Document Revision History

Table 2–27 shows the revision history for this chapter.

Date and Document Version	Changes Made	Summary of Changes		
May 2007, v4.3	Updated "Clock Control Block" section.	_		
	Updated note in the "Clock Control Block" section.	_		
	Deleted Tables 2-11 and 2-12.	_		
	Updated notes to: Figure 2–41 Figure 2–42 Figure 2–43 Figure 2–45	-		
	Updated notes to Table 2–18.	_		
	Moved Document Revision History to end of the chapter.	_		
August 2006, v4.2	Updated Table 2–18 with note.	_		
April 2006, v4.1	 Updated Table 2–13. Removed Note 2 from Table 2–16. Updated "On-Chip Termination" section and Table 2–19 to include parallel termination with calibration information. Added new "On-Chip Parallel Termination with Calibration" section. Updated Figure 2–44. 	 Added parallel on- chip termination description and specification. Changed RCLK names to match the Quartus II software in Table 2–13. 		
December 2005, v4.0	Updated "Clock Control Block" section.	_		
July 2005, v3.1	 Updated HyperTransport technology information in Table 2–18. Updated HyperTransport technology information in Figure 2–57. Added information on the asynchronous clear signal. 	_		
May 2005, v3.0	 Updated "Functional Description" section. Updated Table 2–3. Updated "Clock Control Block" section. Updated Tables 2–17 through 2–19. Updated Tables 2–20 through 2–22. Updated Figure 2–57. 	_		
March 2005, 2.1	Updated "Functional Description" section.Updated Table 2–3.	_		

JTAG Instruction	Instruction Code	Description
SAMPLE/PRELOAD	00 0000 0101	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins. Also used by the SignalTap II embedded logic analyzer.
EXTEST(1)	00 0000 1111	Allows the external circuitry and board-level interconnects to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.
BYPASS	11 1111 1111	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation.
USERCODE	00 0000 0111	Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO.
IDCODE	00 0000 0110	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO.
HIGHZ (1)	00 0000 1011	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation, while tri-stating all of the I/O pins.
CLAMP (1)	00 0000 1010	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation while holding I/O pins to a state defined by the data in the boundary-scan register.
ICR instructions		Used when configuring a Stratix II device via the JTAG port with a USB Blaster, MasterBlaster™, ByteBlasterMV™, or ByteBlaster II download cable, or when using a .jam or .jbc via an embedded processor or JRunner.
PULSE_NCONFIG	00 0000 0001	Emulates pulsing the ${\tt nCONFIG}$ pin low to trigger reconfiguration even though the physical pin is unaffected.
CONFIG_IO (2)	00 0000 1101	Allows configuration of I/O standards through the JTAG chain for JTAG testing. Can be executed before, during, or after configuration. Stops configuration if executed during configuration. Once issued, the CONFIG_IO instruction holds nSTATUS low to reset the configuration device. nSTATUS is held low until the IOE configuration register is loaded and the TAP controller state machine transitions to the UPDATE_DR state.
SignalTap II instructions		Monitors internal device operation with the SignalTap II embedded logic analyzer.

Notes to Table 3–1:

- (1) Bus hold and weak pull-up resistor features override the high-impedance state of HIGHZ, CLAMP, and EXTEST.
- (2) For more information on using the CONFIG_IO instruction, see the *MorphIO: An I/O Reconfiguration Solution for Altera Devices White Paper*.

Table 3–5. St	Table 3–5. Stratix II Configuration Features (Part 2 of 2)									
Configuration Scheme	Configuration Method	Design Security	Decompression	Remote System Upgrade						
PPA	MAX II device or microprocessor and flash device			✓						
JTAG	Download cable (4)									
	MAX II device or microprocessor and flash device									

Notes for Table 3–5:

- (1) In these modes, the host system must send a DCLK that is $4\times$ the data rate.
- (2) The enhanced configuration device decompression feature is available, while the Stratix II decompression feature is not available.
- (3) Only remote update mode is supported when using the AS configuration scheme. Local update mode is not supported.
- (4) The supported download cables include the Altera USB Blaster universal serial bus (USB) port download cable, MasterBlaster serial/USB communications cable, ByteBlaster II parallel port download cable, and the ByteBlasterMV parallel port download cable.



See the *Configuring Stratix II & Stratix II GX Devices* chapter in volume 2 of the *Stratix II Device Handbook* or the *Stratix II GX Device Handbook* for more information about configuration schemes in Stratix II and Stratix II GX devices.

Device Security Using Configuration Bitstream Encryption

Stratix II FPGAs are the industry's first FPGAs with the ability to decrypt a configuration bitstream using the Advanced Encryption Standard (AES) algorithm. When using the design security feature, a 128-bit security key is stored in the Stratix II FPGA. To successfully configure a Stratix II FPGA that has the design security feature enabled, it must be configured with a configuration file that was encrypted using the same 128-bit security key. The security key can be stored in non-volatile memory inside the Stratix II device. This non-volatile memory does not require any external devices, such as a battery back-up, for storage.



The performance numbers in Table 5–36 are extracted from the Quartus II software version 5.1 SP1.

Table 5–3	36. Stratix II Performant	ce Notes	(Part 1 of 6)	Note	e (1)					
		Re	esources Us	ed	Performance					
	Applications		TriMatrix Memory Blocks	DSP Blocks	-3 Speed Grade (2)	Speed Speed Speed S Grade Grade Grade G		-5 Speed Grade	Unit	
LE	16-to-1 multiplexer (4)	21	0	0	654.87	625.0	523.83	460.4	MHz	
	32-to-1 multiplexer (4)	38	0	0	519.21	473.26	464.25	384.17	MHz	
	16-bit counter	16	0	0	566.57	538.79	489.23	421.05	MHz	
	64-bit counter	64	0	0	244.31	232.07	209.11	181.38	MHz	
TriMatrix Memory	Simple dual-port RAM 32 × 18 bit	0	1	0	500.00	476.19	434.02	373.13	MHz	
Memory	FIFO 32 x 18 bit	22	1	0	500.00	476.19	434.78	373.13	MHz	
TriMatrix Memory	Simple dual-port RAM 128 x 36 bit (8)	0	1	0	540.54	515.46	469.48	401.60	MHz	
M4K block	True dual-port RAM 128 × 18 bit (8)	0	1	0	540.54	515.46	469.48	401.60	MHz	
	FIFO 128 × 36 bit	22	1	0	530.22	499.00	469.48	401.60	MHz	
	Simple dual-port RAM 128 × 36 bit (9)	0	1	0	475.28	453.30	413.22	354.10	MHz	
	True dual-port RAM 128 × 18 bit (9)	0	1	0	475.28	453.30	413.22	354.10	MHz	

Table 5-	36. Stratix II Performa	nce Notes	(Part 2 of 6)) Note	9 (1)					
		Re	esources Us	ed	Performance					
	Applications		TriMatrix Memory Blocks	DSP Blocks	-3 Speed Grade (2)	-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Unit	
TriMatrix Memory	Single port RAM 4K × 144 bit	0	1	0	349.65	333.33	303.95	261.09	MHz	
M-RAM block	Simple dual-port RAM 4K × 144 bit	0	1	0	420.16	400.00	364.96	313.47	MHz	
	True dual-port RAM 4K × 144 bit	0	1	0	349.65	333.33	303.95	261.09	MHz	
	Single port RAM 8K × 72 bit	0	1	0	354.60	337.83	307.69	263.85	MHz	
	Simple dual-port RAM 8K × 72 bit	0	1	0	420.16	400.00	364.96	313.47	MHz	
	True dual-port RAM 8K × 72 bit	0	1	0	349.65	333.33	303.95	261.09	MHz	
	Single port RAM 16K × 36 bit	0	1	0	364.96	347.22	317.46	271.73	MHz	
	Simple dual-port RAM 16K × 36 bit	0	1	0	420.16	400.00	364.96	313.47	MHz	
	True dual-port RAM 16K × 36 bit	0	1	0	359.71	342.46	313.47	268.09	MHz	
	Single port RAM 32K × 18 bit	0	1	0	364.96	347.22	317.46	271.73	MHz	
	Simple dual-port RAM 32K × 18 bit	0	1	0	420.16	400.0	364.96	313.47	MHz	
	True dual-port RAM 32K × 18 bit	0	1	0	359.71	342.46	313.47	268.09	MHz	
	Single port RAM 64K × 9 bit	0	1	0	364.96	347.22	317.46	271.73	MHz	
	Simple dual-port RAM 64K × 9 bit	0	1	0	420.16	400.0	364.96	313.47	MHz	
	True dual-port RAM 64K × 9 bit	0	1	0	359.71	342.46	313.47	268.09	MHz	

Table 5-	36. Stratix II Performan	ce Notes	(Part 5 of 6)	Note	e (1)					
		Ro	esources Us	ed	Performance					
	Applications	ALUTs	TriMatrix Memory Blocks	DSP Blocks	-3 Speed Grade (2)	-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Unit	
Larger designs	8-bit, 1024-point, quadrant output, four parallel FFT engines, burst, three multipliers and five adders FFT function	6850	28	36	334.11	345.66	308.54	276.31	MHz	
	8-bit, 1024-point, quadrant output, four parallel FFT engines, burst, four multipliers two adders FFT function	6067	28	48	367.91	349.04	327.33	268.24	MHz	
	8-bit, 1024-point, quadrant output, one parallel FFT engine, buffered burst, three multipliers and adders FFT function	2730	18	9	387.44	388.34	364.56	306.84	MHz	
	8-bit, 1024-point, quadrant output, one parallel FFT engine, buffered burst, four multipliers and two adders FFT function	2534	18	12	419.28	369.66	364.96	307.88	MHz	
	8-bit, 1024-point, quadrant output, two parallel FFT engines, buffered burst, three multipliers five adders FFT function	4358	30	18	396.51	378.07	340.13	291.29	MHz	
	8-bit, 1024-point, quadrant output, two parallel FFT engines, buffered burst four multipliers and two adders FFT function	3966	30	24	389.71	398.08	356.53	280.74	MHz	

Table 5–39. DSP Block Internal Timing Microparameters (Part 2 of 2)										
Symbol	Dovometer	-3 Speed Grade (1)		-3 Speed Grade (2)		-4 Speed Grade		-5 Speed Grade		11:4
	Parameter	Min (3)	Max	Min (3)	Max	Min (4)	Max	Min (3)	Max	Unit
t _{CLKL}	Minimum clock low time	1,190		1,249		1,368 1,368		1,594		ps
t _{CLKH}	Minimum clock high time	1,190		1,249		1,368 1,368		1,594		ps

Notes to Table 5-39:

- (1) These numbers apply to -3 speed grade EP2S15, EP2S30, EP2S60, and EP2S90 devices.
- (2) These numbers apply to -3 speed grade EP2S130 and EP2S180 devices.
- (3) For the -3 and -5 speed grades, the minimum timing is for the commercial temperature grade. Only -4 speed grade devices offer the industrial temperature grade.
- (4) For the -4 speed grade, the first number is the minimum timing parameter for industrial devices. The second number is the minimum timing parameter for commercial devices.

Table 5-40. M	512 Block Internal Timing	Microp	aramet	ers (Pa	rt 1 of 2) No	ote (1)			
Cumhal	Parameter -		-3 Speed Grade (2)		-3 Speed Grade (3)		peed ade	-5 Speed Grade		- Unit
Symbol		Min (4)	Max	Min (4)	Max	Min (5)	Max	Min (4)	Max	Unit
t _{M512RC}	Synchronous read cycle time	2,089	2,318	2,089	2.433	1,989 2,089	2,664	2,089	3,104	ps
t _{M512} WERESU	Write or read enable setup time before clock	22		23		25 25		29		ps
t _{M512WEREH}	Write or read enable hold time after clock	203		213		233 233		272		ps
t _{M512DATASU}	Data setup time before clock	22		23		25 25		29		ps
t _{M512DATAH}	Data hold time after clock	203		213		233 233		272		ps
t _{M512WADDRSU}	Write address setup time before clock	22		23		25 25		29		ps
t _{M512WADDRH}	Write address hold time after clock	203		213		233 233		272		ps
t _{M512RADDRSU}	Read address setup time before clock	22		23		25 25		29		ps
t _{M512RADDRH}	Read address hold time after clock	203	_	213	_	233 233		272		ps

Table 5–59. EP2S90 Row Pins Global Clock Timing Parameters								
Parameter	Minimum Timing		-3 Speed	-4 Speed	-5 Speed	Unit		
	Industrial	Commercial	Grade	Grade	Grade	UIIIL		
t _{CIN}	1.585	1.658	2.757	3.154	3.665	ns		
t _{COUT}	1.590	1.663	2.753	3.150	3.660	ns		
t _{PLLCIN}	-0.341	-0.341	-0.193	-0.235	-0.278	ns		
t _{PLLCOUT}	-0.336	-0.336	-0.197	-0.239	-0.283	ns		

EP2S130 Clock Timing Parameters

Tables 5–60 through 5–63 show the maximum clock timing parameters for EP2S130 devices.

Table 5–60. EP2\$130 Column Pins Regional Clock Timing Parameters								
Parameter	Minimum Timing		-3 Speed	-4 Speed	-5 Speed	Unit		
	Industrial	Commercial	Grade	Grade	Grade	Ullit		
t _{CIN}	1.889	1.981	3.405	3.722	4.326	ns		
t _{COUT}	1.732	1.816	3.151	3.444	4.002	ns		
t _{PLLCIN}	0.105	0.106	0.226	0.242	0.277	ns		
t _{PLLCOUT}	-0.052	-0.059	-0.028	-0.036	-0.047	ns		

Table 5–61. EP2S130 Column Pins Global Clock Timing Parameters								
Parameter	Minimum Timing		-3 Speed	-4 Speed	-5 Speed	Unit		
	Industrial	Commercial	Grade	Grade	Grade	Uill		
t _{CIN}	1.907	1.998	3.420	3.740	4.348	ns		
t _{COUT}	1.750	1.833	3.166	3.462	4.024	ns		
t _{PLLCIN}	0.134	0.136	0.276	0.296	0.338	ns		
t _{PLLCOUT}	-0.023	-0.029	0.022	0.018	0.014	ns		