

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

# **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	3022
Number of Logic Elements/Cells	60440
Total RAM Bits	2544192
Number of I/O	718
Number of Gates	-
Voltage - Supply	1.15V ~ 1.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1020-BBGA
Supplier Device Package	1020-FBGA (33x33)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep2s60f1020c3n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Contents**



Chapter Revision Dates	vii
About this Handbook	i
How to Contact Altera	
Typographic Conventions	
2) Pographic controllerimination	
Section I. Stratix II Device Family Data Shee	
Revision History	Section I–1
Chapter 1. Introduction	
Introduction	1_1
Features	
Document Revision History	
,	
Chapter 2. Stratix II Architecture	
Functional Description	2–1
Logic Array Blocks	
LAB Interconnects	
LAB Control Signals	
Adaptive Logic Modules	
ALM Operating Modes	
Register Chain	
Clear & Preset Logic Control	
MultiTrack Interconnect	
TriMatrix Memory	2–28
Memory Block Size	
Digital Signal Processing Block	
Modes of Operation	
DSP Block Interface	2–44
PLLs & Clock Networks	
Global & Hierarchical Clocking	
Enhanced & Fast PLLs	
Enhanced PLLs	
Fast PLLs	
I/O Structure	2–69
Double Data Rate I/O Pins	
External RAM Interfacing	
Programmable Drive Strength	

# 1. Introduction



SII51001-4.2

# Introduction

The Stratix® II FPGA family is based on a 1.2-V, 90-nm, all-layer copper SRAM process and features a new logic structure that maximizes performance, and enables device densities approaching 180,000 equivalent logic elements (LEs). Stratix II devices offer up to 9 Mbits of on-chip, TriMatrix<sup>TM</sup> memory for demanding, memory intensive applications and has up to 96 DSP blocks with up to 384 (18-bit  $\times$  18-bit) multipliers for efficient implementation of high performance filters and other DSP functions. Various high-speed external memory interfaces are supported, including double data rate (DDR) SDRAM and DDR2 SDRAM, RLDRAM II, quad data rate (QDR) II SRAM, and single data rate (SDR) SDRAM. Stratix II devices support various I/O standards along with support for 1-gigabit per second (Gbps) source synchronous signaling with DPA circuitry. Stratix II devices offer a complete clock management solution with internal clock frequency of up to 550 MHz and up to 12 phase-locked loops (PLLs). Stratix II devices are also the industry's first FPGAs with the ability to decrypt a configuration bitstream using the Advanced Encryption Standard (AES) algorithm to protect designs.

# **Features**

The Stratix II family offers the following features:

- 15,600 to 179,400 equivalent LEs; see Table 1–1
- New and innovative adaptive logic module (ALM), the basic building block of the Stratix II architecture, maximizes performance and resource usage efficiency
- Up to 9,383,040 RAM bits (1,172,880 bytes) available without reducing logic resources
- TriMatrix memory consisting of three RAM block sizes to implement true dual-port memory and first-in first-out (FIFO) buffers
- High-speed DSP blocks provide dedicated implementation of multipliers (at up to 450 MHz), multiply-accumulate functions, and finite impulse response (FIR) filters
- Up to 16 global clocks with 24 clocking resources per device region
- Clock control blocks support dynamic clock network enable/disable, which allows clock networks to power down to reduce power consumption in user mode
- Up to 12 PLLs (four enhanced PLLs and eight fast PLLs) per device provide spread spectrum, programmable bandwidth, clock switchover, real-time PLL reconfiguration, and advanced multiplication and phase shifting

Each Stratix II device I/O pin is fed by an I/O element (IOE) located at the end of LAB rows and columns around the periphery of the device. I/O pins support numerous single-ended and differential I/O standards. Each IOE contains a bidirectional I/O buffer and six registers for registering input, output, and output-enable signals. When used with dedicated clocks, these registers provide exceptional performance and interface support with external memory devices such as DDR and DDR2 SDRAM, RLDRAM II, and QDR II SRAM devices. High-speed serial interface channels with dynamic phase alignment (DPA) support data transfer at up to 1 Gbps using LVDS or HyperTransport™ technology I/O standards.

Figure 2–1 shows an overview of the Stratix II device.




Figure 2-1. Stratix II Block Diagram

# **Clear & Preset Logic Control**

LAB-wide signals control the logic for the register's clear and load/preset signals. The ALM directly supports an asynchronous clear and preset function. The register preset is achieved through the asynchronous load of a logic high. The direct asynchronous preset does not require a NOT-gate push-back technique. Stratix II devices support simultaneous asynchronous load/preset, and clear signals. An asynchronous clear signal takes precedence if both signals are asserted simultaneously. Each LAB supports up to two clears and one load/preset signal.

In addition to the clear and load/preset ports, Stratix II devices provide a device-wide reset pin (DEV\_CLRn) that resets all registers in the device. An option set before compilation in the Quartus II software controls this pin. This device-wide reset overrides all other control signals.

# MultiTrack Interconnect

In the Stratix II architecture, connections between ALMs, TriMatrix memory, DSP blocks, and device I/O pins are provided by the MultiTrack interconnect structure with DirectDrive technology. The MultiTrack interconnect consists of continuous, performance-optimized routing lines of different lengths and speeds used for inter- and intra-design block connectivity. The Quartus II Compiler automatically places critical design paths on faster interconnects to improve design performance.

DirectDrive technology is a deterministic routing technology that ensures identical routing resource usage for any function regardless of placement in the device. The MultiTrack interconnect and DirectDrive technology simplify the integration stage of block-based designing by eliminating the re-optimization cycles that typically follow design changes and additions.

The MultiTrack interconnect consists of row and column interconnects that span fixed distances. A routing structure with fixed length resources for all devices allows predictable and repeatable performance when migrating through different device densities. Dedicated row interconnects route signals to and from LABs, DSP blocks, and TriMatrix memory in the same row. These row resources include:

- Direct link interconnects between LABs and adjacent blocks
- R4 interconnects traversing four blocks to the right or left
- R24 row interconnects for high-speed access across the length of the device

CLKp CLKn
Pin Pin (2)

PLL Counter
Outputs (3)

Static Clock Select (1)

Enable/
Disable
Internal
Logic

RCLK

Figure 2-38. Regional Clock Control Blocks

#### Notes to Figure 2-38:

- These clock select signals can only be set through a configuration file (.sof or .pof) and cannot be dynamically controlled during user mode operation.
- (2) Only the CLKn pins on the top and bottom of the device feed to regional clock select blocks. The clock outputs from corner PLLs cannot be dynamically selected through the global clock control block.
- (3) The clock outputs from corner PLLs cannot be dynamically selected through the global clock control block.

Figure 2–43 shows the global and regional clocking from enhanced PLL outputs and top and bottom CLK pins. The connections to the global and regional clocks from the top clock pins and enhanced PLL outputs is shown in Table 2–11. The connections to the clocks from the bottom clock pins is shown in Table 2–12.

Table 2–11. Global & Regional Clock Connections from Top Clock Pins & Enhanced PLL Outputs (Part 2 of 2)													
Top Side Global & Regional Clock Network Connectivity	DLLCLK	CLK12	CLK13	CLK14	CLK15	RCLK24	RCLK25	RCLK26	RCLK27	RCLK28	RCLK29	RCLK30	RCLK31
c4	<b>✓</b>					<b>✓</b>		<b>✓</b>		<b>✓</b>		<b>✓</b>	
c5	<b>✓</b>						<b>✓</b>		<b>✓</b>		<b>✓</b>		<b>✓</b>
Enhanced PLL 11 outputs													
c0		<b>~</b>	<b>/</b>			<b>✓</b>				<b>✓</b>			
c1		<b>✓</b>	<b>✓</b>				<b>✓</b>				<b>✓</b>		
c2				<b>✓</b>	<b>✓</b>			<b>✓</b>				<b>✓</b>	
с3				<b>✓</b>	<b>✓</b>				<b>✓</b>				<b>✓</b>
c4						<b>✓</b>		<b>✓</b>		<b>✓</b>		<b>✓</b>	
c5							<b>✓</b>		<b>✓</b>		<b>✓</b>		<b>✓</b>

Table 2–12. Global & Regional Clock Connections from Bottom Clock Pins & Enhanced PLL Outputs (Part 1 of 2)													
Bottom Side Global & Regional Clock Network Connectivity	DLLCLK	CLK4	CLK5	CLK6	CLK7	RCLK8	RCLK9	RCLK10	RCLK11	RCLK12	RCLK13	RCLK14	RCLK15
Clock pins													
CLK4p	<b>✓</b>	<b>\</b>	<b>\</b>			<b>~</b>				<b>~</b>			
CLK5p	<b>✓</b>	<b>✓</b>	<b>✓</b>				<b>✓</b>				<b>✓</b>		
CLK6p	<b>✓</b>			<b>✓</b>	<b>✓</b>			<b>✓</b>				<b>✓</b>	
CLK7p	<b>✓</b>			<b>✓</b>	<b>✓</b>				<b>✓</b>				<b>\</b>
CLK4n		<b>✓</b>				<b>✓</b>				<b>✓</b>			
CLK5n			<b>✓</b>				<b>✓</b>				<b>✓</b>		
CLK6n				<b>✓</b>				<b>✓</b>				<b>✓</b>	
CLK7n					<b>✓</b>				<b>✓</b>				<b>✓</b>
Drivers from internal logic			•		•				•		•	•	
GCLKDRV0		<b>✓</b>											
GCLKDRV1			<b>✓</b>										
GCLKDRV2				<b>✓</b>									

The bus-hold circuitry also pulls undriven pins away from the input threshold voltage where noise can cause unintended high-frequency switching. You can select this feature individually for each I/O pin. The bus-hold output drives no higher than  $V_{\rm CCIO}$  to prevent overdriving signals. If the bus-hold feature is enabled, the programmable pull-up option cannot be used. Disable the bus-hold feature when the I/O pin has been configured for differential signals.

The bus-hold circuitry uses a resistor with a nominal resistance ( $R_{BH}$ ) of approximately 7 k $\Omega$  to weakly pull the signal level to the last-driven state. See the *DC & Switching Characteristics* chapter in the *Stratix II Device Handbook, Volume 1*, for the specific sustaining current driven through this resistor and overdrive current used to identify the next-driven input level. This information is provided for each  $V_{CCIO}$  voltage level.

The bus-hold circuitry is active only after configuration. When going into user mode, the bus-hold circuit captures the value on the pin present at the end of configuration.

### Programmable Pull-Up Resistor

Each Stratix II device I/O pin provides an optional programmable pull-up resistor during user mode. If you enable this feature for an I/O pin, the pull-up resistor (typically 25 k $\Omega$ ) weakly holds the output to the  $V_{CCIO}$  level of the output pin's bank.

Programmable pull-up resistors are only supported on user I/O pins, and are not supported on dedicated configuration pins, JTAG pins or dedicated clock pins.

# Advanced I/O Standard Support

Stratix II device IOEs support the following I/O standards:

- 3.3-V LVTTL/LVCMOS
- 2.5-V LVTTL/LVCMOS
- 1.8-V LVTTL/LVCMOS
- 1.5-V LVCMOS
- 3.3-V PCI
- 3.3-V PCI-X mode 1
- LVDS
- LVPECL (on input and output clocks only)
- HyperTransport technology
- Differential 1.5-V HSTL Class I and II
- Differential 1.8-V HSTL Class I and II
- Differential SSTL-18 Class I and II
- Differential SSTL-2 Class I and II

- 1.5-V HSTL Class I and II
- 1.8-V HSTL Class I and II
- 1.2-V HSTL
- SSTL-2 Class I and II
- SSTL-18 Class I and II

Table 2–16 describes the I/O standards supported by Stratix II devices.

Table 2–16. Stratix II Supp	orted I/O Standards	(Part 1 of 2)		
I/O Standard	Туре	Input Reference Voltage (V <sub>REF</sub> ) (V)	Output Supply Voltage (V <sub>CCIO</sub> ) (V)	Board Termination Voltage (V <sub>TT</sub> ) (V)
LVTTL	Single-ended	-	3.3	-
LVCMOS	Single-ended	-	3.3	-
2.5 V	Single-ended	-	2.5	-
1.8 V	Single-ended	-	1.8	-
1.5-V LVCMOS	Single-ended	-	1.5	-
3.3-V PCI	Single-ended	-	3.3	-
3.3-V PCI-X mode 1	Single-ended	-	3.3	-
LVDS	Differential	-	2.5 (3)	-
LVPECL (1)	Differential	-	3.3	-
HyperTransport technology	Differential	-	2.5	-
Differential 1.5-V HSTL Class I and II (2)	Differential	0.75	1.5	0.75
Differential 1.8-V HSTL Class I and II (2)	Differential	0.90	1.8	0.90
Differential SSTL-18 Class I and II (2)	Differential	0.90	1.8	0.90
Differential SSTL-2 Class I and II (2)	Differential	1.25	2.5	1.25
1.2-V HSTL(4)	Voltage-referenced	0.6	1.2	0.6
1.5-V HSTL Class I and II	Voltage-referenced	0.75	1.5	0.75
1.8-V HSTL Class I and II	Voltage-referenced	0.9	1.8	0.9
SSTL-18 Class I and II	Voltage-referenced	0.90	1.8	0.90



# 4. Hot Socketing & Power-On Reset

SII51004-3.2

Stratix<sup>®</sup> II devices offer hot socketing, which is also known as hot plug-in or hot swap, and power sequencing support without the use of any external devices. You can insert or remove a Stratix II board in a system during system operation without causing undesirable effects to the running system bus or the board that was inserted into the system.

The hot socketing feature also removes some of the difficulty when you use Stratix II devices on printed circuit boards (PCBs) that also contain a mixture of 5.0-, 3.3-, 2.5-, 1.8-, 1.5- and 1.2-V devices. With the Stratix II hot socketing feature, you no longer need to ensure a proper power-up sequence for each device on the board.

The Stratix II hot socketing feature provides:

- Board or device insertion and removal without external components or board manipulation
- Support for any power-up sequence
- Non-intrusive I/O buffers to system buses during hot insertion

This chapter also discusses the power-on reset (POR) circuitry in Stratix II devices. The POR circuitry keeps the devices in the reset state until the  $V_{CC}$  is within operating range.

# Stratix II Hot-Socketing Specifications

Stratix II devices offer hot socketing capability with all three features listed above without any external components or special design requirements. The hot socketing feature in Stratix II devices allows:

- The device can be driven before power-up without any damage to the device itself.
- I/O pins remain tri-stated during power-up. The device does not drive out before or during power-up, thereby affecting other buses in operation.
- Signal pins do not drive the  $V_{CCIO}$ ,  $V_{CCPD}$ , or  $V_{CCINT}$  power supplies. External input signals to I/O pins of the device do not internally power the  $V_{CCIO}$  or  $V_{CCINT}$  power supplies of the device via internal paths within the device.

### **Devices Can Be Driven Before Power-Up**

You can drive signals into the I/O pins, dedicated input pins and dedicated clock pins of Stratix II devices before or during power-up or power-down without damaging the device. Stratix II devices support any power-up or power-down sequence ( $V_{\text{CCIO}}$ ,  $V_{\text{CCINT}}$ , and  $V_{\text{CCPD}}$ ) in order to simplify system level design.

## I/O Pins Remain Tri-Stated During Power-Up

A device that does not support hot-socketing may interrupt system operation or cause contention by driving out before or during power-up. In a hot socketing situation, Stratix II device's output buffers are turned off during system power-up or power-down. Stratix II device also does not drive out until the device is configured and has attained proper operating conditions.

# Signal Pins Do Not Drive the $V_{\text{CCIO}},\,V_{\text{CCINT}}$ or $V_{\text{CCPD}}$ Power Supplies

Devices that do not support hot-socketing can short power supplies together when powered-up through the device signal pins. This irregular power-up can damage both the driving and driven devices and can disrupt card power-up.

Stratix II devices do not have a current path from I/O pins, dedicated input pins, or dedicated clock pins to the  $V_{CCIO}$ ,  $V_{CCINT}$ , or  $V_{CCPD}$  pins before or during power-up. A Stratix II device may be inserted into (or removed from) a powered-up system board without damaging or interfering with system-board operation. When hot-socketing, Stratix II devices may have a minimal effect on the signal integrity of the backplane.



You can power up or power down the  $V_{\rm CCIO}$ ,  $V_{\rm CCINT}$ , and  $V_{\rm CCPD}$  pins in any sequence. The power supply ramp rates can range from 100  $\mu$ s to 100 ms. All  $V_{\rm CC}$  supplies must power down within 100 ms of each other to prevent I/O pins from driving out. During hot socketing, the I/O pin capacitance is less than 15 pF and the clock pin capacitance is less than 20 pF. Stratix II devices meet the following hot socketing specification.

- The hot socketing DC specification is:  $|I_{IOPIN}| < 300 \,\mu\text{A}$ .
- The hot socketing AC specification is: | I<sub>IOPIN</sub> | < 8 mA for 10 ns or less.</p>




Figure 4–1. Hot Socketing Circuit Block Diagram for Stratix II Devices

The POR circuit monitors  $V_{CCINT}$  voltage level and keeps I/O pins tristated until the device is in user mode. The weak pull-up resistor (R) from the I/O pin to  $V_{CCIO}$  is present to keep the I/O pins from floating. The 3.3-V tolerance control circuit permits the I/O pins to be driven by 3.3 V before  $V_{CCIO}$  and/or  $V_{CCINT}$  and/or  $V_{CCPD}$  are powered, and it prevents the I/O pins from driving out when the device is not in user mode. The hot socket circuit prevents I/O pins from internally powering  $V_{CCIO}$ ,  $V_{CCINT}$ , and  $V_{CCPD}$  when driven by external signals before the device is powered.

Figure 4–2 shows a transistor level cross section of the Stratix II device I/O buffers. This design ensures that the output buffers do not drive when  $V_{\text{CCIO}}$  is powered before  $V_{\text{CCINT}}$  or if the I/O pad voltage is higher than  $V_{\text{CCIO}}$ . This also applies for sudden voltage spikes during hot insertion. There is no current path from signal I/O pins to  $V_{\text{CCINT}}$  or  $V_{\text{CCIO}}$  or  $V_{\text{CCPD}}$  during hot insertion. The  $V_{\text{PAD}}$  leakage current charges the 3.3-V tolerant circuit capacitance.

Table 5-	4. Stratix II Device DC Op	erating Conditions	(Part 2 of 2)	Note (1)			
Symbol	Parameter	Conditio	ns	Minimum	Typical	Maximum	Unit
I <sub>CCI00</sub>	V <sub>CCIO</sub> supply current	$V_I$ = ground, no	EP2S15		4.0	(3)	mA
	(standby)	load, no toggling inputs	EP2S30		4.0	(3)	mA
		T <sub>J</sub> = 25° C	EP2S60		4.0	(3)	mA
			EP2S90		4.0	(3)	mA
			EP2S130		4.0	(3)	mA
			EP2S180		4.0	(3)	mA
R <sub>CONF</sub> (4)	Value of I/O pin pull-up	Vi = 0; V <sub>CCIO</sub> = 3.3 V	10	25	50	kΩ	
	resistor before and during configuration	Vi = 0; V <sub>CCIO</sub> = 2.5 V	15	35	70	kΩ	
		Vi = 0; V <sub>CCIO</sub> = 1.8 V	30	50	100	kΩ	
		Vi = 0; V <sub>CCIO</sub> = 1.5 V	40	75	150	kΩ	
		Vi = 0; V <sub>CCIO</sub> = 1.2 V	50	90	170	kΩ	
	Recommended value of I/O pin external pull-down resistor before and during configuration				1	2	kΩ

#### Notes to Table 5-4:

- (1) Typical values are for  $T_A$  = 25°C,  $V_{CCINT}$  = 1.2 V, and  $V_{CCIO}$  = 1.5 V, 1.8 V, 2.5 V, and 3.3 V.
- (2) This value is specified for normal device operation. The value may vary during power-up. This applies for all  $V_{\text{CCIO}}$  settings (3.3, 2.5, 1.8, and 1.5 V).
- (3) Maximum values depend on the actual T<sub>J</sub> and design utilization. See the Excel-based PowerPlay Early Power Estimator (available at www.altera.com) or the Quartus II PowerPlay Power Analyzer feature for maximum values. See the section "Power Consumption" on page 5–20 for more information.
- (4) Pin pull-up resistance values are lower if an external source drives the pin higher than V<sub>CCIO</sub>.

# I/O Standard Specifications

Tables 5–5 through 5–32 show the Stratix II device family I/O standard specifications.

Table 5–5. LVTTL Specifications (Part 1 of 2)											
Symbol	Parameter	Conditions	Minimum	Maximum	Unit						
V <sub>CCIO</sub> (1)	Output supply voltage		3.135	3.465	V						
V <sub>IH</sub>	High-level input voltage		1.7	4.0	V						
V <sub>IL</sub>	Low-level input voltage		-0.3	0.8	V						
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -4 mA (2)	2.4		V						

Table 5–41. M	4K Block Internal Timing	Micropa	<i>iramete</i>	rs (Pari	t 2 of 2)	Note	(1)			
Cumbal	Parameter -		-3 Speed Grade <i>(2)</i>		-3 Speed Grade (3)		-4 Speed Grade		peed ade	Unit
Symbol		Min (4)	Max	Min (4)	Max	Min (5)	Max	Min (4)	Max	Unit
t <sub>M4KDATAASU</sub>	A port data setup time before clock	22		23		25 25		29		ps
t <sub>M4KDATAAH</sub>	A port data hold time after clock	203		213		233 233		272		ps
t <sub>M4KADDRASU</sub>	A port address setup time before clock	22		23		25 25		29		ps
t <sub>M4KADDRAH</sub>	A port address hold time after clock	203		213		233 233		272		ps
t <sub>M4KDATABSU</sub>	B port data setup time before clock	22		23		25 25		29		ps
t <sub>M4KDATABH</sub>	B port data hold time after clock	203		213		233 233		272		ps
t <sub>M4KRADDRBSU</sub>	B port address setup time before clock	22		23		25 25		29		ps
t <sub>M4KRADDRBH</sub>	B port address hold time after clock	203		213		233 233		272		ps
t <sub>M4KDATACO1</sub>	Clock-to-output delay when using output registers	334	524	334	549	319 334	601	334	701	ps
t <sub>M4KDATACO2</sub> (6)	Clock-to-output delay without output registers	1,616	2,453	1,616	2,574	1,540 1,616	2,820	1,616	3,286	ps
t <sub>M4KCLKH</sub>	Minimum clock high time	1,250		1,312		1,437 1,437		1,675		ps
t <sub>M4KCLKL</sub>	Minimum clock low time	1,250		1,312		1,437 1,437		1,675		ps
t <sub>M4KCLR</sub>	Minimum clear pulse width	144		151		165 165		192		ps

#### *Notes to Table 5–41:*

- (1) F<sub>MAX</sub> of M4K Block obtained using the Quartus II software does not necessarily equal to 1/TM4KRC.
- (2) These numbers apply to -3 speed grade EP2S15, EP2S30, EP2S60, and EP2S90 devices.
- (3) These numbers apply to -3 speed grade EP2S130 and EP2S180 devices.
- (4) For the -3 and -5 speed grades, the minimum timing is for the commercial temperature grade. Only -4 speed grade devices offer the industrial temperature grade.
- (5) For the -4 speed grade, the first number is the minimum timing parameter for industrial devices. The second number is the minimum timing parameter for commercial devices.
- (6) Numbers apply to unpacked memory modes, true dual-port memory modes, and simple dual-port memory modes that use locally routed or non-identical sources for the A and B port registers.

Table 5-53. EP23	Table 5–53. EP2S60 Column Pins Global Clock Timing Parameters												
Parameter	Minimu	m Timing	-3 Speed	-4 Speed	-5 Speed	Unit							
Parameter	Industrial	Commercial	ercial Grade Grade Grade	Ullit									
t <sub>CIN</sub>	1.658	1.739	2.920	3.350	3.899	ns							
t <sub>COUT</sub>	1.501	1.574	2.678	3.072	3.575	ns							
t <sub>PLLCIN</sub>	0.06	0.057	0.278	0.304	0.355	ns							
t <sub>PLLCOUT</sub>	-0.097	-0.108	0.036	0.026	0.031	ns							

Table 5–54. EP2S60 Row Pins Regional Clock Timing Parameters												
Parameter	Minimu	m Timing	-3 Speed	-4 Speed	-5 Speed	Unit						
	Industrial	Commercial	Grade	Grade	Grade	Uiiii						
t <sub>CIN</sub>	1.463	1.532	2.591	2.972	3.453	ns						
t <sub>COUT</sub>	1.468	1.537	2.587	2.968	3.448	ns						
t <sub>PLLCIN</sub>	-0.153	-0.167	-0.079	-0.099	-0.128	ns						
t <sub>PLLCOUT</sub>	-0.148	-0.162	-0.083	-0.103	-0.133	ns						

Table 5–55. EP2S60 Row Pins Global Clock Timing Parameters												
Parameter	Minimu	m Timing	-3 Speed	-4 Speed	-5 Speed	Unit						
	Industrial	Commercial	Grade	Grade	Grade	Ullit						
t <sub>CIN</sub>	1.439	1.508	2.562	2.940	3.421	ns						
t <sub>COUT</sub>	1.444	1.513	2.558	2.936	3.416	ns						
t <sub>PLLCIN</sub>	-0.161	-0.174	-0.083	-0.107	-0.126	ns						
t <sub>PLLCOUT</sub>	-0.156	-0.169	-0.087	-0.111	-0.131	ns						

Therefore, the DCD percentage for the 267 MHz SSTL-2 Class II DDIO row output clock on a -3 device ranges from 48.4% to 51.6%.

Table 5–83. Maximum DCD for DDIO Output on Row I/O Pins Without PLL in the Clock Path for -4 & -5 Devices Notes (1), (2)

	Maximum D			l of Input Feedi e Clock Path)	ing the DDIO Clock	
Row DDIO Output I/O Standard	TTL/(	CMOS	SSTL-2	SSTL/HSTL	LVDS/ HyperTransport Technology	Unit
	3.3/2.5 V	1.8/1.5 V	2.5 V	1.8/1.5 V	3.3 V	
3.3-V LVTTL	440	495	170	160	105	ps
3.3-V LVCMOS	390	450	120	110	75	ps
2.5 V	375	430	105	95	90	ps
1.8 V	325	385	90	100	135	ps
1.5-V LVCMOS	430	490	160	155	100	ps
SSTL-2 Class I	355	410	85	75	85	ps
SSTL-2 Class II	350	405	80	70	90	ps
SSTL-18 Class I	335	390	65	65	105	ps
1.8-V HSTL Class I	330	385	60	70	110	ps
1.5-V HSTL Class I	330	390	60	70	105	ps
LVDS/ HyperTransport technology	180	180	180	180	180	ps

#### Notes to Table 5-83:

- (1) Table 5–83 assumes the input clock has zero DCD.
- (2) The DCD specification is based on a no logic array noise condition.

Table 5–84. Maximum DCD for DDIO Output on Column I/O Pins Without PLL in the Clock Path for -3 Devices (Part 1 of 2) Notes (1), (2)

	Maximum DCD Based on I/O Standard of Input Feeding the DDIO Clock Port (No PLL in the Clock Path)						
DDIO Column Output I/O Standard	TTL/CMOS		SSTL-2	SSTL-2 SSTL/HSTL		Unit	
	3.3/2.5 V	1.8/1.5 V	2.5 V	1.8/1.5 V	1.2 V		
3.3-V LVTTL	260	380	145	145	145	ps	
3.3-V LVCMOS	210	330	100	100	100	ps	
2.5 V	195	315	85	85	85	ps	

# High-Speed I/O Specifications

Table 5–88 provides high-speed timing specifications definitions.

Table 5–88. High-Speed Timing Specifications & Definitions					
High-Speed Timing Specifications	Definitions				
t <sub>C</sub>	High-speed receiver/transmitter input and output clock period.				
f <sub>HSCLK</sub>	High-speed receiver/transmitter input and output clock frequency.				
J	Deserialization factor (width of parallel data bus).				
W	PLL multiplication factor.				
t <sub>RISE</sub>	Low-to-high transmission time.				
t <sub>FALL</sub>	High-to-low transmission time.				
Timing unit interval (TUI)	The timing budget allowed for skew, propagation delays, and data sampling window. (TUI = $1/(\text{Receiver Input Clock Frequency} \times \text{Multiplication Factor}) = t_{\text{C}}/w$ ).				
f <sub>HSDR</sub>	Maximum/minimum LVDS data transfer rate (f <sub>HSDR</sub> = 1/TUI), non-DPA.				
f <sub>HSDRDPA</sub>	Maximum/minimum LVDS data transfer rate (f <sub>HSDRDPA</sub> = 1/TUI), DPA.				
Channel-to-channel skew (TCCS)	The timing difference between the fastest and slowest output edges, including $t_{\text{CO}}$ variation and clock skew. The clock is included in the TCCS measurement.				
Sampling window (SW)	The period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window.				
Input jitter	Peak-to-peak input jitter on high-speed PLLs.				
Output jitter	Peak-to-peak output jitter on high-speed PLLs.				
t <sub>DUTY</sub>	Duty cycle on high-speed transmitter output clock.				
t <sub>LOCK</sub>	Lock time for high-speed transmitter and receiver PLLs.				

Table 5–89 shows the high-speed I/O timing specifications for -3 speed grade Stratix II devices.

Table 5–89. High-Speed I/O Specifications for -3 Speed Grade (Part 1 of 2)       Notes (1), (2)						
Symbol	Conditions		peed G	Unit		
Symbol			Тур	Max	UIIIL	
$f_{HSCLK}$ (clock frequency) $f_{HSCLK} = f_{HSDR} / W$	W = 2 to 32 (LVDS, HyperTransport technology) (3)	16		520	MHz	
	W = 1 (SERDES bypass, LVDS only)	16		500	MHz	
	W = 1 (SERDES used, LVDS only)	150		717	MHz	

# PLL Timing Specifications

Tables 5–92 and 5–93 describe the Stratix II PLL specifications when operating in both the commercial junction temperature range (0 to 85  $^{\circ}$ C) and the industrial junction temperature range (–40 to 100  $^{\circ}$ C).

Name	Description	Min	Тур	Max	Unit
f <sub>IN</sub>	Input clock frequency	2		500	MHz
f <sub>INPFD</sub>	Input frequency to the PFD	2		420	MHz
f <sub>INDUTY</sub>	Input clock duty cycle	40		60	%
f <sub>EINDUTY</sub>	External feedback input clock duty cycle	40		60	%
t <sub>injitter</sub>	Input or external feedback clock input jitter tolerance in terms of period jitter. Bandwidth ≤ 0.85 MHz		0.5		ns (p-p)
	Input or external feedback clock input jitter tolerance in terms of period jitter. Bandwidth > 0.85 MHz		1.0		ns (p-p)
toutjitter	Dedicated clock output period jitter			250 ps for ≥ 100 MHz outclk 25 mUl for < 100 MHz outclk	ps or mUI (p-p)
t <sub>FCOMP</sub>	External feedback compensation time			10	ns
f <sub>OUT</sub>	Output frequency for internal global or regional clock	1.5 (2)		550.0	
toutduty	Duty cycle for external clock output (when set to 50%).	45	50	55	%
f <sub>SCANCLK</sub>	Scanclk frequency			100	MHz
t <sub>CONFIGPLL</sub>	Time required to reconfigure scan chains for enhanced PLLs		174/f <sub>SCANCLK</sub>		ns
f <sub>OUT_EXT</sub>	PLL external clock output frequency	1.5 (2)		550.0 (1)	MHz

Table 5–103. Document Revision History (Part 2 of 3)					
Date and Document Version	Changes Made	Summary of Changes			
August, 2006, v4.2	Updated Table 5–73, Table 5–75, Table 5–77, Table 5–78, Table 5–79, Table 5–81, Table 5–85, and Table 5–87.	_			
April 2006, v4.1	<ul> <li>Updated Table 5–3.</li> <li>Updated Table 5–11.</li> <li>Updated Figures 5–8 and 5–9.</li> <li>Added parallel on-chip termination information to "On-Chip Termination Specifications" section.</li> <li>Updated Tables 5–28, 5–30,5–31, and 5–34.</li> <li>Updated Table 5–78, Tables 5–81 through 5–90, and Tables 5–92, 5–93, and 5–98.</li> <li>Updated "PLL Timing Specifications" section.</li> <li>Updated "External Memory Interface Specifications" section.</li> <li>Added Tables 5–95 and 5–101.</li> <li>Updated "JTAG Timing Specifications" section, including Figure 5–10 and Table 5–102.</li> </ul>	<ul> <li>Changed 0.2 MHz to 2 MHz in Table 5–93.</li> <li>Added new spec for half period jitter (Table 5–101).</li> <li>Added support for PLL clock switchover for industrial temperature range.</li> <li>Changed f<sub>INPFD</sub> (min) spec from 4 MHz to 2 MHz in Table 5–92.</li> <li>Fixed typo in t<sub>OUTJITTER</sub> specification in Table 5–92.</li> <li>Updated V<sub>DIF</sub> AC &amp; DC max specifications in Table 5–28.</li> <li>Updated minimum values for t<sub>JCH</sub>, t<sub>JCL</sub>, and t<sub>JPSU</sub> in Table 5–102.</li> <li>Update maximum values for t<sub>JPCO</sub>, t<sub>JPZX</sub>, and t<sub>JPXZ</sub> in Table 5–102.</li> </ul>			
December 2005, v4.0	<ul> <li>Updated "External Memory Interface Specifications" section.</li> <li>Updated timing numbers throughout chapter.</li> </ul>	_			
July 2005, v3.1	<ul> <li>Updated HyperTransport technology information in Table 5–13.</li> <li>Updated "Timing Model" section.</li> <li>Updated "PLL Timing Specifications" section.</li> <li>Updated "External Memory Interface Specifications" section.</li> </ul>	_			
May 2005, v3.0	<ul> <li>Updated tables throughout chapter.</li> <li>Updated "Power Consumption" section.</li> <li>Added various tables.</li> <li>Replaced "Maximum Input &amp; Output Clock Rate" section with "Maximum Input &amp; Output Clock Toggle Rate" section.</li> <li>Added "Duty Cycle Distortion" section.</li> <li>Added "External Memory Interface Specifications" section.</li> </ul>	_			
March 2005, v2.2	Updated tables in "Internal Timing Parameters" section.	_			
January 2005, v2.1	Updated input rise and fall time.	_			