



Welcome to **E-XFL.COM** 

### Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Obsolete   |
| Number of LABs/CLBs            | 3022   |
| Number of Logic Elements/Cells | 60440  |
| Total RAM Bits                 | 2544192  |
| Number of I/O                  | 492  |
| Number of Gates                | -  |
| Voltage - Supply               | 1.15V ~ 1.25V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 672-BBGA   |
| Supplier Device Package        | 672-FBGA (27x27)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/ep2s60f672c5n |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# Section I. Stratix II Device Family Data Sheet

This section provides the data sheet specifications for Stratix<sup>®</sup> II devices. This section contains feature definitions of the internal architecture, configuration and JTAG boundary-scan testing information, DC operating conditions, AC timing parameters, a reference to power consumption, and ordering information for Stratix II devices.

This section contains the following chapters:

- Chapter 1, Introduction
- Chapter 2, Stratix II Architecture
- Chapter 3, Configuration & Testing
- Chapter 4, Hot Socketing & Power-On Reset
- Chapter 5, DC & Switching Characteristics
- Chapter 6, Reference & Ordering Information

#### **Revision History**

Refer to each chapter for its own specific revision history. For information on when each chapter was updated, refer to the Chapter Revision Dates section, which appears in the full handbook.

Altera Corporation Section I–1

The Quartus II Compiler automatically creates carry chain logic during design processing, or you can create it manually during design entry. Parameterized functions such as LPM functions automatically take advantage of carry chains for the appropriate functions.

The Quartus II Compiler creates carry chains longer than 16 (8 ALMs in arithmetic or shared arithmetic mode) by linking LABs together automatically. For enhanced fitting, a long carry chain runs vertically allowing fast horizontal connections to TriMatrix memory and DSP blocks. A carry chain can continue as far as a full column.

To avoid routing congestion in one small area of the device when a high fan-in arithmetic function is implemented, the LAB can support carry chains that only utilize either the top half or the bottom half of the LAB before connecting to the next LAB. This leaves the other half of the ALMs in the LAB available for implementing narrower fan-in functions in normal mode. Carry chains that use the top four ALMs in the first LAB carry into the top half of the ALMs in the next LAB within the column. Carry chains that use the bottom four ALMs in the first LAB carry into the bottom half of the ALMs in the next LAB within the column. Every other column of LABs is top-half bypassable, while the other LAB columns are bottom-half bypassable.

See the "MultiTrack Interconnect" on page 2–22 section for more information on carry chain interconnect.

#### Shared Arithmetic Mode

In shared arithmetic mode, the ALM can implement a three-input add. In this mode, the ALM is configured with four 4-input LUTs. Each LUT either computes the sum of three inputs or the carry of three inputs. The output of the carry computation is fed to the next adder (either to adder1 in the same ALM or to adder0 of the next ALM in the LAB) via a dedicated connection called the shared arithmetic chain. This shared arithmetic chain can significantly improve the performance of an adder tree by reducing the number of summation stages required to implement an adder tree. Figure 2–13 shows the ALM in shared arithmetic mode.




Figure 2–15. Register Chain within an LAB Note (1)

Note to Figure 2-15:

(1) The combinational or adder logic can be utilized to implement an unrelated, un-registered function.

See the "MultiTrack Interconnect" on page 2–22 section for more information on register chain interconnect.

The M4K RAM blocks allow for different clocks on their inputs and outputs. Either of the two clocks feeding the block can clock M4K RAM block registers (renwe, address, byte enable, datain, and output registers). Only the output register can be bypassed. The six labclk signals or local interconnects can drive the control signals for the A and B ports of the M4K RAM block. ALMs can also control the clock\_a, clock\_b, renwe\_a, renwe\_b, clr\_a, clr\_b, clocken\_a, and clocken\_b signals, as shown in Figure 2–21.

The R4, C4, and direct link interconnects from adjacent LABs drive the M4K RAM block local interconnect. The M4K RAM blocks can communicate with LABs on either the left or right side through these row resources or with LAB columns on either the right or left with the column resources. Up to 16 direct link input connections to the M4K RAM Block are possible from the left adjacent LABs and another 16 possible from the right adjacent LAB. M4K RAM block outputs can also connect to left and right LABs through direct link interconnect. Figure 2–22 shows the M4K RAM block to logic array interface.




Figure 2-21. M4K RAM Block Control Signals

#### Digital Signal Processing Block

The most commonly used DSP functions are FIR filters, complex FIR filters, IIR filters, fast Fourier transform (FFT) functions, direct cosine transform (DCT) functions, and correlators. All of these use the multiplier as the fundamental building block. Additionally, some applications need specialized operations such as multiply-add and multiply-accumulate operations. Stratix II devices provide DSP blocks to meet the arithmetic requirements of these functions.

Each Stratix II device has from two to four columns of DSP blocks to efficiently implement DSP functions faster than ALM-based implementations. Stratix II devices have up to 24 DSP blocks per column (see Table 2–5). Each DSP block can be configured to support up to:

- Eight 9 × 9-bit multipliers
- Four 18 × 18-bit multipliers
- One 36 × 36-bit multiplier

As indicated, the Stratix II DSP block can support one  $36 \times 36$ -bit multiplier in a single DSP block. This is true for any combination of signed, unsigned, or mixed sign multiplications.



This list only shows functions that can fit into a single DSP block. Multiple DSP blocks can support larger multiplication functions.

The LAB row source for control signals, data inputs, and outputs is shown in Table 2–7.

| Table 2-7. I            | DSP Block Signal Sources & Desti  | nations            |                    |
|-------------------------|---|--------------------|--------------------|
| LAB Row at<br>Interface | Control Signals Generated   | Data Inputs        | Data Outputs       |
| 0                       | clock0 aclr0 ena0 mult01_saturate addnsub1_round/ accum_round addnsub1 signa sourcea sourceb  | A1[170]<br>B1[170] | OA[170]<br>OB[170] |
| 1                       | clock1 aclr1 ena1 accum_saturate mult01_round accum_sload sourcea sourceb mode0               | A2[170]<br>B2[170] | OC[170]<br>OD[170] |
| 2                       | clock2 aclr2 ena2 mult23_saturate addnsub3_round/ accum_round addnsub3 sign_b sourcea sourceb | A3[170]<br>B3[170] | OE[170]<br>OF[170] |
| 3                       | clock3 aclr3 ena3 accum_saturate mult23_round accum_sload sourcea sourceb mode1               | A4[170]<br>B4[170] | OG[170]<br>OH[170] |



See the *DSP Blocks in Stratix II & Stratix II GX Devices* chapter in volume 2 of the *Stratix II Device Handbook* or the *Stratix II GX Device Handbook*, for more information on DSP blocks.




Figure 2-39. External PLL Output Clock Control Blocks

Notes to Figure 2–39:

- These clock select signals can only be set through a configuration file (.sof or .pof) and cannot be dynamically controlled during user mode operation.
- (2) The clock control block feeds to a multiplexer within the PLL\_OUT pin's IOE. The PLL\_OUT pin is a dual-purpose pin. Therefore, this multiplexer selects either an internal signal or the output of the clock control block.

For the global clock control block, the clock source selection can be controlled either statically or dynamically. The user has the option of statically selecting the clock source by using the Quartus II software to set specific configuration bits in the configuration file (.sof or .pof) or the user can control the selection dynamically by using internal logic to drive the multiplexor select inputs. When selecting statically, the clock source can be set to any of the inputs to the select multiplexor. When selecting the clock source dynamically, you can either select between two PLL outputs (such as the C0 or C1 outputs from one PLL), between two PLLs (such as the C0/C1 clock output of one PLL or the C0/C1 clock output of the other PLL), between two clock pins (such as CLK0 or CLK1), or between a combination of clock pins or PLL outputs. The clock outputs from corner PLLs cannot be dynamically selected through the global control block.

For the regional and PLL\_OUT clock control block, the clock source selection can only be controlled statically using configuration bits. Any of the inputs to the clock select multiplexor can be set as the clock source.

| Table 2–12. Global & Regional Clock Connections from Bottom Clock Pins & Enhanced PLL Outputs (Part 2 of 2) |          |          |          |          |          |          |          |          |          |          |          |          |          |
|---|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| Bottom Side Global &<br>Regional Clock Network<br>Connectivity  | DLLCLK   | CLK4     | CLK5     | CLK6     | CLK7     | RCLK8    | RCLK9    | RCLK10   | RCLK11   | RCLK12   | RCLK13   | RCLK14   | RCLK15   |
| GCLKDRV3  |          |          |          |          | <b>✓</b> |          |          |          |          |          |          |          |          |
| RCLKDRV0  |          |          |          |          |          | <b>✓</b> |          |          |          | <b>✓</b> |          |          |          |
| RCLKDRV1  |          |          |          |          |          |          | <b>✓</b> |          |          |          | <b>✓</b> |          |          |
| RCLKDRV2  |          |          |          |          |          |          |          | <b>✓</b> |          |          |          | <b>~</b> |          |
| RCLKDRV3  |          |          |          |          |          |          |          |          | <b>✓</b> |          |          |          | <b>✓</b> |
| RCLKDRV4  |          |          |          |          |          | <b>✓</b> |          |          |          | <b>✓</b> |          |          |          |
| RCLKDRV5  |          |          |          |          |          |          | <b>✓</b> |          |          |          | <b>✓</b> |          |          |
| RCLKDRV6  |          |          |          |          |          |          |          | <b>✓</b> |          |          |          | <b>✓</b> |          |
| RCLKDRV7  |          |          |          |          |          |          |          |          | <b>✓</b> |          |          |          | <b>✓</b> |
| Enhanced PLL 6 outputs  |          | ı        |          |          | ı        |          |          | ı        |          |          | ı        |          | -        |
| c0  | <        | <b>~</b> | <        |          |          | <b>\</b> |          |          |          | <b>\</b> |          |          |          |
| c1  | <b>\</b> | <b>✓</b> | <b>~</b> |          |          |          | <b>✓</b> |          |          |          | <b>~</b> |          |          |
| c2  | <b>✓</b> |          |          | <b>✓</b> | <b>✓</b> |          |          | <b>✓</b> |          |          |          | <b>✓</b> |          |
| с3  | <b>✓</b> |          |          | <b>✓</b> | <b>✓</b> |          |          |          | <b>✓</b> |          |          |          | <b>✓</b> |
| c4  | <b>✓</b> |          |          |          |          | <b>✓</b> |          | <b>✓</b> |          | <b>✓</b> |          | <b>✓</b> |          |
| c5  | <b>✓</b> |          |          |          |          |          | <b>✓</b> |          | <b>✓</b> |          | <b>✓</b> |          | <b>✓</b> |
| Enhanced PLL 12 outputs   | •        |          | •        |          |          |          |          |          |          |          |          |          |          |
| c0  |          | <b>✓</b> | <b>✓</b> |          |          | >        |          |          |          | >        |          |          |          |
| c1  |          | <b>~</b> | <        |          |          |          | <b>\</b> |          |          |          | <b>~</b> |          |          |
| c2  |          |          |          | <b>✓</b> | <b>✓</b> |          |          | <b>✓</b> |          |          |          | <b>✓</b> |          |
| с3  |          |          |          | <b>✓</b> | <b>✓</b> |          |          |          | <b>✓</b> |          |          |          | <b>~</b> |
| c4  |          |          |          |          |          | <b>✓</b> |          | <b>✓</b> |          | <b>✓</b> |          | <b>✓</b> |          |
| c5  |          |          |          |          |          |          | <b>✓</b> |          | <b>✓</b> |          | <b>✓</b> |          | <b>✓</b> |




Figure 2–47. Row I/O Block Connection to the Interconnect Note (1)

#### *Note to Figure 2–47:*

(1) The 32 data and control signals consist of eight data out lines: four lines each for DDR applications io\_dataouta[3..0] and io\_dataoutb[3..0], four output enables io\_oe[3..0], four input clock enables io\_ce\_in[3..0], four output clock enables io\_ce\_out[3..0], four clocks io\_clk[3..0], four asynchronous clear and preset signals io\_aclr/apreset[3..0], and four synchronous clear and preset signals io\_sclr/spreset[3..0].




Figure 2-50. Control Signal Selection per IOE

#### *Notes to Figure 2–50:*

(1) Control signals ce\_in, ce\_out, aclr/apreset, sclr/spreset, and oe can be global signals even though their control selection multiplexers are not directly fed by the ioe\_clk[7..0] signals. The ioe\_clk signals can drive the I/O local interconnect, which then drives the control selection multiplexers.

In normal bidirectional operation, the input register can be used for input data requiring fast setup times. The input register can have its own clock input and clock enable separate from the OE and output registers. The output register can be used for data requiring fast clock-to-output performance. The OE register can be used for fast clock-to-output enable timing. The OE and output register share the same clock source and the same clock enable source from local interconnect in the associated LAB, dedicated I/O clocks, and the column and row interconnects.




Figure 2–54. Stratix II IOE in DDR Output I/O Configuration Notes (1), (2)

*Notes to Figure 2–54:* 

- (1) All input signals to the IOE can be inverted at the IOE.
- (2) The tri-state buffer is active low. The DDIO megafunction represents the tri-state buffer as active-high with an inverter at the OE register data port. Similarly, the aclr and apreset signals are also active-high at the input ports of the DDIO megafunction.
- (3) The optional PCI clamp is only available on column I/O pins.




Figure 2-57. Stratix II I/O Banks Notes (1), (2), (3), (4)


#### *Notes to Figure 2–57:*

- (1) Figure 2–57 is a top view of the silicon die that corresponds to a reverse view for flip-chip packages. It is a graphical representation only.
- (2) Depending on the size of the device, different device members have different numbers of  $V_{REF}$  groups. Refer to the pin list and the Quartus II software for exact locations.
- (3) Banks 9 through 12 are enhanced PLL external clock output banks. These PLL banks utilize the adjacent V<sub>REF</sub> group when voltage-referenced standards are implemented. For example, if an SSTL input is implemented in PLL bank 10, the voltage level at VREFB7 is the reference voltage level for the SSTL input.
- (4) Horizontal I/O banks feature SERDES and DPA circuitry for high speed differential I/O standards. See the *High Speed Differential I/O Interfaces in Stratix II & Stratix II GX Devices* chapter of the *Stratix II Device Handbook, Volume 2* or the *Stratix II GX Device Handbook, Volume 2* for more information on differential I/O standards.

#### **Dedicated Circuitry with DPA Support**

Stratix II devices support source-synchronous interfacing with LVDS or HyperTransport signaling at up to 1 Gbps. Stratix II devices can transmit or receive serial channels along with a low-speed or high-speed clock. The receiving device PLL multiplies the clock by an integer factor W = 1 through 32. For example, a HyperTransport technology application where the data rate is 1,000 Mbps and the clock rate is 500 MHz would require that W be set to 2. The SERDES factor *J* determines the parallel data width to deserialize from receivers or to serialize for transmitters. The SERDES factor *J* can be set to 4, 5, 6, 7, 8, 9, or 10 and does not have to equal the PLL clock-multiplication W value. A design using the dynamic phase aligner also supports all of these *J* factor values. For a *J* factor of 1, the Stratix II device bypasses the SERDES block. For a *J* factor of 2, the Stratix II device bypasses the SERDES block, and the DDR input and output registers are used in the IOE. Figure 2–58 shows the block diagram of the Stratix II transmitter channel.

Figure 2-58. Stratix II Transmitter Channel



Each Stratix II receiver channel features a DPA block for phase detection and selection, a SERDES, a synchronizer, and a data realigner circuit. You can bypass the dynamic phase aligner without affecting the basic source-synchronous operation of the channel. In addition, you can dynamically switch between using the DPA block or bypassing the block via a control signal from the logic array. Figure 2–59 shows the block diagram of the Stratix II receiver channel.

the Device & Pin Options dialog box in the Quartus II software uses a 32-bit CRC circuit to ensure data reliability and is one of the best options for mitigating SEU.

You can implement the error detection CRC feature with existing circuitry in Stratix II devices, eliminating the need for external logic. For Stratix II devices, CRC is computed by the device during configuration and checked against an automatically computed CRC during normal operation. The CRC\_ERROR pin reports a soft error when configuration SRAM data is corrupted, triggering device reconfiguration.

#### **Custom-Built Circuitry**

Dedicated circuitry is built in the Stratix II devices to perform error detection automatically. This error detection circuitry in Stratix II devices constantly checks for errors in the configuration SRAM cells while the device is in user mode. You can monitor one external pin for the error and use it to trigger a re-configuration cycle. You can select the desired time between checks by adjusting a built-in clock divider.

#### Software Interface

In the Quartus II software version 4.1 and later, you can turn on the automated error detection CRC feature in the Device & Pin Options dialog box. This dialog box allows you to enable the feature and set the internal frequency of the CRC between 400 kHz to 50 MHz. This controls the rate that the CRC circuitry verifies the internal configuration SRAM bits in the FPGA device.


For more information on CRC, refer to AN 357: Error Detection Using CRC in Altera FPGA Devices.

## Document Revision History

Table 3–7 shows the revision history for this chapter.

| Table 3–7. Document Revision History (Part 1 of 2) |  |                    |  |  |  |  |  |  |
|--|--|--------------------|--|--|--|--|--|--|
| Date and<br>Document<br>Version                    | Changes Made   | Summary of Changes |  |  |  |  |  |  |
| May 2007, v4.2                                     | Moved Document Revision History section to the end of the chapter. | _                  |  |  |  |  |  |  |
|  | Updated the "Temperature Sensing Diode (TSD)" section.             | _                  |  |  |  |  |  |  |

Figure 5-6. Measurement Setup for tzx






Table 5–35 specifies the input timing measurement setup.

| Table 5–35. Timing Measurement Methodology for Input Pins (Part 1 of 2) Notes (1)–(4) |                       |                        |                |                       |  |  |  |  |  |
|---|-----------------------|------------------------|----------------|-----------------------|--|--|--|--|--|
| 1/0 0111  | Mea                   | Measurement Conditions |                |                       |  |  |  |  |  |
| I/O Standard  | V <sub>CCIO</sub> (V) | V <sub>REF</sub> (V)   | Edge Rate (ns) | V <sub>MEAS</sub> (V) |  |  |  |  |  |
| LVTTL (5)   | 3.135                 |                        | 3.135          | 1.5675                |  |  |  |  |  |
| LVCMOS (5)  | 3.135                 |                        | 3.135          | 1.5675                |  |  |  |  |  |
| 2.5 V (5)   | 2.375                 |                        | 2.375          | 1.1875                |  |  |  |  |  |
| 1.8 V (5)   | 1.710                 |                        | 1.710          | 0.855                 |  |  |  |  |  |
| 1.5 V (5)   | 1.425                 |                        | 1.425          | 0.7125                |  |  |  |  |  |
| PCI (6)   | 2.970                 |                        | 2.970          | 1.485                 |  |  |  |  |  |
| PCI-X (6)   | 2.970                 |                        | 2.970          | 1.485                 |  |  |  |  |  |
| SSTL-2 Class I  | 2.325                 | 1.163                  | 2.325          | 1.1625                |  |  |  |  |  |
| SSTL-2 Class II   | 2.325                 | 1.163                  | 2.325          | 1.1625                |  |  |  |  |  |
| SSTL-18 Class I   | 1.660                 | 0.830                  | 1.660          | 0.83                  |  |  |  |  |  |
| SSTL-18 Class II  | 1.660                 | 0.830                  | 1.660          | 0.83                  |  |  |  |  |  |
| 1.8-V HSTL Class I  | 1.660                 | 0.830                  | 1.660          | 0.83                  |  |  |  |  |  |

| Table 5–50. EP2S30 Row Pins Regional Clock Timing Parameters |                |            |          |          |          |      |  |  |  |  |
|--|----------------|------------|----------|----------|----------|------|--|--|--|--|
| Parameter  | Minimum Timing |            | -3 Speed | -4 Speed | -5 Speed | Unit |  |  |  |  |
|  | Industrial     | Commercial | Grade    | Grade    | Grade    | UIII |  |  |  |  |
| t <sub>CIN</sub>   | 1.304          | 1.184      | 1.966    | 2.251    | 2.616    | ns   |  |  |  |  |
| t <sub>COUT</sub>  | 1.309          | 1.189      | 1.962    | 2.247    | 2.611    | ns   |  |  |  |  |
| t <sub>PLLCIN</sub>  | -0.135         | -0.158     | -0.208   | -0.254   | -0.302   | ns   |  |  |  |  |
| t <sub>PLLCOUT</sub>   | -0.13          | -0.153     | -0.212   | -0.258   | -0.307   | ns   |  |  |  |  |

| Table 5–51. EP2S30 Row Pins Global Clock Timing Parameters |                |            |          |          |          |      |  |  |  |  |
|--|----------------|------------|----------|----------|----------|------|--|--|--|--|
| Parameter  | Minimum Timing |            | -3 Speed | -4 Speed | -5 Speed | Unit |  |  |  |  |
|  | Industrial     | Commercial | Grade    | Grade    | Grade    | UIII |  |  |  |  |
| t <sub>CIN</sub>   | 1.289          | 1.352      | 2.238    | 2.567    | 2.990    | ns   |  |  |  |  |
| t <sub>COUT</sub>  | 1.294          | 1.357      | 2.234    | 2.563    | 2.985    | ns   |  |  |  |  |
| t <sub>PLLCIN</sub>  | -0.14          | -0.154     | -0.169   | -0.205   | -0.254   | ns   |  |  |  |  |
| t <sub>PLLCOUT</sub>                                       | -0.135         | -0.149     | -0.173   | -0.209   | -0.259   | ns   |  |  |  |  |

#### EP2S60 Clock Timing Parameters

Tables 5–52 through 5–55 show the maximum clock timing parameters for EP2S60 devices.

| Table 5–52. EP2S60 Column Pins Regional Clock Timing Parameters |                |            |          |          |          |       |  |  |  |  |
|---|----------------|------------|----------|----------|----------|-------|--|--|--|--|
| Parameter   | Minimum Timing |            | -3 Speed | -4 Speed | -5 Speed | Unit  |  |  |  |  |
|   | Industrial     | Commercial | Grade    | Grade    | Grade    | Ullit |  |  |  |  |
| t <sub>CIN</sub>  | 1.681          | 1.762      | 2.945    | 3.381    | 3.931    | ns    |  |  |  |  |
| t <sub>COUT</sub>   | 1.524          | 1.597      | 2.703    | 3.103    | 3.607    | ns    |  |  |  |  |
| t <sub>PLLCIN</sub>   | 0.066          | 0.064      | 0.279    | 0.311    | 0.348    | ns    |  |  |  |  |
| t <sub>PLLCOUT</sub>  | -0.091         | -0.101     | 0.037    | 0.033    | 0.024    | ns    |  |  |  |  |

| Table 5–65. EP2S180 Column Pins Global Clock Timing Parameters |                |            |          |          |          |      |  |  |  |  |
|--|----------------|------------|----------|----------|----------|------|--|--|--|--|
| Parameter  | Minimum Timing |            | -3 Speed | -4 Speed | -5 Speed | Unit |  |  |  |  |
|  | Industrial     | Commercial | Grade    | Grade    | Grade    | Unit |  |  |  |  |
| t <sub>CIN</sub>   | 2.003          | 2.100      | 3.652    | 3.993    | 4.648    | ns   |  |  |  |  |
| t <sub>COUT</sub>  | 1.846          | 1.935      | 3.398    | 3.715    | 4.324    | ns   |  |  |  |  |
| t <sub>PLLCIN</sub>  | -0.3           | -0.29      | 0.053    | 0.054    | 0.058    | ns   |  |  |  |  |
| t <sub>PLLCOUT</sub>   | -0.457         | -0.455     | -0.201   | -0.224   | -0.266   | ns   |  |  |  |  |

| Table 5–66. EP2S180 Row Pins Regional Clock Timing Parameters |                |            |          |          |          |      |  |  |  |  |
|---|----------------|------------|----------|----------|----------|------|--|--|--|--|
| Parameter   | Minimum Timing |            | -3 Speed | -4 Speed | -5 Speed | Unit |  |  |  |  |
|   | Industrial     | Commercial | Grade    | Grade    | Grade    | Unit |  |  |  |  |
| t <sub>CIN</sub>  | 1.759          | 1.844      | 3.273    | 3.577    | 4.162    | ns   |  |  |  |  |
| t <sub>COUT</sub>   | 1.764          | 1.849      | 3.269    | 3.573    | 4.157    | ns   |  |  |  |  |
| t <sub>PLLCIN</sub>   | -0.542         | -0.541     | -0.317   | -0.353   | -0.414   | ns   |  |  |  |  |
| t <sub>PLLCOUT</sub>  | -0.537         | -0.536     | -0.321   | -0.357   | -0.419   | ns   |  |  |  |  |

| Table 5–67. EP2S180 Row Pins Global Clock Timing Parameters |            |            |          |          |          |       |  |  |  |  |
|---|------------|------------|----------|----------|----------|-------|--|--|--|--|
| Parameter   | Minimu     | m Timing   | -3 Speed | -4 Speed | -5 Speed | Unit  |  |  |  |  |
|   | Industrial | Commercial | Grade    | Grade    | Grade    | Ullit |  |  |  |  |
| t <sub>CIN</sub>  | 1.763      | 1.850      | 3.285    | 3.588    | 4.176    | ns    |  |  |  |  |
| t <sub>COUT</sub>   | 1.768      | 1.855      | 3.281    | 3.584    | 4.171    | ns    |  |  |  |  |
| t <sub>PLLCIN</sub>   | -0.542     | -0.542     | -0.319   | -0.355   | -0.42    | ns    |  |  |  |  |
| t <sub>PLLCOUT</sub>  | -0.537     | -0.537     | -0.323   | -0.359   | -0.425   | ns    |  |  |  |  |


| Table 5–73. Stratix II I/O Input Delay for Column Pins (Part 3 of 3) |                    |                |            |                  |                  |                   |          |      |  |
|--|--------------------|----------------|------------|------------------|------------------|-------------------|----------|------|--|
| I/O Standard   | Davamatav          | Minimum Timing |            | -3 Speed         | •                |                   | -5 Speed | 11!4 |  |
|  | Parameter          | Industrial     | Commercial | <b>Grade</b> (2) | <b>Grade</b> (3) | -4 Speed<br>Grade | Grade    | Unit |  |
| 1.2-V HSTL   | t <sub>P1</sub>    | 645            | 677        | 1194             | 1252             | -                 | -        | ps   |  |
|  | t <sub>PCOUT</sub> | 379            | 398        | 758              | 795              | -                 | -        | ps   |  |

#### Notes for Table 5-73:

- (1) These I/O standards are only supported on DQS pins.
- (2) These numbers apply to -3 speed grade EP2S15, EP2S30, EP2S60, and EP2S90 devices.
- (3) These numbers apply to -3 speed grade EP2S130 and EP2S180 devices.

| Table 5–74. Stratix II I/O Input Delay for Row Pins (Part 1 of 2) |                    |                |            |                   |                   |          |          |       |
|---|--------------------|----------------|------------|-------------------|-------------------|----------|----------|-------|
| I/O Standard  | Parameter          | Minimum Timing |            | -3 Speed<br>Grade | -3 Speed<br>Grade | -4 Speed | -5 Speed | Unit  |
|   |                    | Industrial     | Commercial | (1)               | (2)               | Grade    | Grade    | Ullit |
| LVTTL   | t <sub>Pl</sub>    | 715            | 749        | 1287              | 1350              | 1477     | 1723     | ps    |
|   | t <sub>PCOUT</sub> | 391            | 410        | 760               | 798               | 873      | 1018     | ps    |
| 2.5 V   | t <sub>P1</sub>    | 726            | 761        | 1273              | 1335              | 1461     | 1704     | ps    |
|   | t <sub>PCOUT</sub> | 402            | 422        | 746               | 783               | 857      | 999      | ps    |
| 1.8 V   | t <sub>Pl</sub>    | 788            | 827        | 1427              | 1497              | 1639     | 1911     | ps    |
|   | t <sub>PCOUT</sub> | 464            | 488        | 900               | 945               | 1035     | 1206     | ps    |
| 1.5 V   | t <sub>Pl</sub>    | 792            | 830        | 1498              | 1571              | 1720     | 2006     | ps    |
|   | t <sub>PCOUT</sub> | 468            | 491        | 971               | 1019              | 1116     | 1301     | ps    |
| LVCMOS  | t <sub>Pl</sub>    | 715            | 749        | 1287              | 1350              | 1477     | 1723     | ps    |
|   | t <sub>PCOUT</sub> | 391            | 410        | 760               | 798               | 873      | 1018     | ps    |
| SSTL-2 Class I  | t <sub>Pl</sub>    | 547            | 573        | 879               | 921               | 1008     | 1176     | ps    |
|   | t <sub>PCOUT</sub> | 223            | 234        | 352               | 369               | 404      | 471      | ps    |
| SSTL-2 Class II   | t <sub>Pl</sub>    | 547            | 573        | 879               | 921               | 1008     | 1176     | ps    |
|   | t <sub>PCOUT</sub> | 223            | 234        | 352               | 369               | 404      | 471      | ps    |
| SSTL-18 Class I   | t <sub>Pl</sub>    | 577            | 605        | 960               | 1006              | 1101     | 1285     | ps    |
|   | t <sub>PCOUT</sub> | 253            | 266        | 433               | 454               | 497      | 580      | ps    |
| SSTL-18 Class II  | t <sub>Pl</sub>    | 577            | 605        | 960               | 1006              | 1101     | 1285     | ps    |
|   | t <sub>PCOUT</sub> | 253            | 266        | 433               | 454               | 497      | 580      | ps    |
| 1.5-V HSTL<br>Class I   | t <sub>Pl</sub>    | 602            | 631        | 1056              | 1107              | 1212     | 1413     | ps    |
|   | t <sub>PCOUT</sub> | 278            | 292        | 529               | 555               | 608      | 708      | ps    |

Figure 5-7. Duty Cycle Distortion



DCD expressed in absolution derivation, for example, D1 or D2 in Figure 5–7, is clock-period independent. DCD can also be expressed as a percentage, and the percentage number is clock-period dependent. DCD as a percentage is defined as

(T/2 - D1) / T (the low percentage boundary)

(T/2 + D2) / T (the high percentage boundary)

#### **DCD Measurement Techniques**

DCD is measured at an FPGA output pin driven by registers inside the corresponding I/O element (IOE) block. When the output is a single data rate signal (non-DDIO), only one edge of the register input clock (positive or negative) triggers output transitions (Figure 5–8). Therefore, any DCD present on the input clock signal or caused by the clock input buffer or different input I/O standard does not transfer to the output signal.

Figure 5–8. DCD Measurement Technique for Non-DDIO (Single-Data Rate) Outputs




Table 5–84. Maximum DCD for DDIO Output on Column I/O Pins Without PLL in the Clock Path for -3 Devices (Part 2 of 2) Notes (1), (2)

|                                    | Maximum DCD Based on I/O Standard of Input Feeding the DDIO<br>Clock Port (No PLL in the Clock Path) |           |        |           |               |    |  |
|------------------------------------|--|-----------|--------|-----------|---------------|----|--|
| DDIO Column Output I/O<br>Standard | TTL/CMOS   |           | SSTL-2 | SSTL/HSTL | 1.2-V<br>HSTL | -  |  |
|                                    | 3.3/2.5 V  | 1.8/1.5 V | 2.5 V  | 1.8/1.5 V | 1.2 V         |    |  |
| 1.8 V                              | 150  | 265       | 85     | 85        | 85            | ps |  |
| 1.5-V LVCMOS                       | 255  | 370       | 140    | 140       | 140           | ps |  |
| SSTL-2 Class I                     | 175  | 295       | 65     | 65        | 65            | ps |  |
| SSTL-2 Class II                    | 170  | 290       | 60     | 60        | 60            | ps |  |
| SSTL-18 Class I                    | 155  | 275       | 55     | 50        | 50            | ps |  |
| SSTL-18 Class II                   | 140  | 260       | 70     | 70        | 70            | ps |  |
| 1.8-V HSTL Class I                 | 150  | 270       | 60     | 60        | 60            | ps |  |
| 1.8-V HSTL Class II                | 150  | 270       | 60     | 60        | 60            | ps |  |
| 1.5-V HSTL Class I                 | 150  | 270       | 55     | 55        | 55            | ps |  |
| 1.5-V HSTL Class II                | 125  | 240       | 85     | 85        | 85            | ps |  |
| 1.2-V HSTL                         | 240  | 360       | 155    | 155       | 155           | ps |  |
| LVPECL                             | 180  | 180       | 180    | 180       | 180           | ps |  |

#### Notes to Table 5-84:

- (1) Table 5–84 assumes the input clock has zero DCD.
- (2) The DCD specification is based on a no logic array noise condition.

Table 5–85. Maximum DCD for DDIO Output on Column I/O Pins Without PLL in the Clock Path for -4 & -5 Devices (Part 1 of 2) Notes (1), (2)

| DDIO Column Output I/O | Maximum DCD Based on I/O Standard of Input Feeding the DDIO<br>Clock Port (No PLL in the Clock Path) |           |        |           |      |  |  |  |
|------------------------|--|-----------|--------|-----------|------|--|--|--|
| Standard               | TTL/0  | CMOS      | SSTL-2 | SSTL/HSTL | Unit |  |  |  |
|                        | 3.3/2.5 V  | 1.8/1.5 V | 2.5 V  | 1.8/1.5 V |      |  |  |  |
| 3.3-V LVTTL            | 440  | 495       | 170    | 160       | ps   |  |  |  |
| 3.3-V LVCMOS           | 390  | 450       | 120    | 110       | ps   |  |  |  |
| 2.5 V                  | 375  | 430       | 105    | 95        | ps   |  |  |  |
| 1.8 V                  | 325  | 385       | 90     | 100       | ps   |  |  |  |
| 1.5-V LVCMOS           | 430  | 490       | 160    | 155       | ps   |  |  |  |
| SSTL-2 Class I         | 355  | 410       | 85     | 75        | ps   |  |  |  |
| SSTL-2 Class II        | 350  | 405       | 80     | 70        | ps   |  |  |  |