E·XFL

Altera - EP2S90F780C5 Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	4548
Number of Logic Elements/Cells	90960
Total RAM Bits	4520488
Number of I/O	534
Number of Gates	-
Voltage - Supply	1.15V ~ 1.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	780-BBGA, FCBGA
Supplier Device Package	780-FBGA (29x29)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=ep2s90f780c5

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

After compilation, check the information messages for a full list of I/O, DQ, LVDS, and other pins that are not available because of the selected migration path.

Table 1–4 lists the Stratix II device package offerings and shows the total number of non-migratable user I/O pins when migrating from one density device to a larger density device. Additional I/O pins may not be migratable if migrating from the larger device to the smaller density device.

When moving from one density to a larger density, the larger density device may have fewer user I/O pins. The larger device requires more power and ground pins to support the additional logic within the device. Use the Quartus II Pin Planner to determine which user I/O pins are migratable between the two devices.

...

- ··

<u>.</u>

Table 1–4. Total Number of Non-Migratable I/U Pins for Stratix II vertical Migration Paths								
Vertical Migration Path	484-Pin FineLine BGA	672-Pin FineLine BGA	780-Pin FineLine BGA	1020-Pin FineLine BGA	1508-Pin FineLine BGA			
EP2S15 to EP2S30	0 (1)	0						
EP2S15 to EP2S60	8 (1)	0						
EP2S30 to EP2S60	8 (1)	8						
EP2S60 to EP2S90				0				
EP2S60 to EP2S130				0				
EP2S60 to EP2S180				0				
EP2S90 to EP2S130			0 (1)	16	17			
EP2S90 to EP2S180				16	0			
EP2S130 to EP2S180				0	0			

Note to Table 1-4:

 Some of the DQ/DQS pins are not migratable. Refer to the Quartus II software information messages for more detailed information.



To determine if your user I/O assignments are correct, run the I/O Assignment Analysis command in the Quartus II software (Processing > Start > Start I/O Assignment Analysis).



Refer to the *I/O Management* chapter in volume 2 of the *Quartus II Handbook* for more information on pin migration.

synchronous load, and clock enable control for the register. These LABwide signals are available in all ALM modes. See the "LAB Control Signals" section for more information on the LAB-wide control signals.

The Quartus II software and supported third-party synthesis tools, in conjunction with parameterized functions such as library of parameterized modules (LPM) functions, automatically choose the appropriate mode for common functions such as counters, adders, subtractors, and arithmetic functions. If required, you can also create special-purpose functions that specify which ALM operating mode to use for optimal performance.

Normal Mode

The normal mode is suitable for general logic applications and combinational functions. In this mode, up to eight data inputs from the LAB local interconnect are inputs to the combinational logic. The normal mode allows two functions to be implemented in one Stratix II ALM, or an ALM to implement a single function of up to six inputs. The ALM can support certain combinations of completely independent functions and various combinations of functions which have common inputs. Figure 2–7 shows the supported LUT combinations in normal mode. The Quartus II software enables the PLLs and their features without requiring any external devices. Table 2–9 shows the PLLs available for each Stratix II device and their type.

Table 2–9. Stratix II Device PLL Availability												
Device				Fast	PLLs					Enhanc	ed PLLs	
	1	2	3	4	7	8	9	10	5	6	11	12
EP2S15	\checkmark	\checkmark	\checkmark	\checkmark					\checkmark	\checkmark		
EP2S30	~	\checkmark	~	\checkmark					\checkmark	\checkmark		
EP2S60 (1)	~	\checkmark	~	\checkmark	\checkmark	~	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
EP2S90 (2)	~	\checkmark	~	\checkmark	\checkmark	~	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
EP2S130 (3)	\checkmark											
EP2S180	\checkmark											

Notes to Table 2–9:

(1) EP2S60 devices in the 1020-pin package contain 12 PLLs. EP2S60 devices in the 484-pin and 672-pin packages contain fast PLLs 1–4 and enhanced PLLs 5 and 6.

(2) EP2S90 devices in the 1020-pin and 1508-pin packages contain 12 PLLs. EP2S90 devices in the 484-pin and 780-pin packages contain fast PLLS 1–4 and enhanced PLLs 5 and 6.

(3) EP2S130 devices in the 1020-pin and 1508-pin packages contain 12PLLs. The EP2S130 device in the 780-pin package contains fast PLLs 1–4 and enhanced PLLs 5 and 6.

Figure 2–43 shows the global and regional clocking from enhanced PLL outputs and top and bottom CLK pins. The connections to the global and regional clocks from the top clock pins and enhanced PLL outputs is shown in Table 2–11. The connections to the clocks from the bottom clock pins is shown in Table 2–12.

Fast PLLs

Stratix II devices contain up to eight fast PLLs with high-speed serial interfacing ability. Figure 2–45 shows a diagram of the fast PLL.





Notes to Figure 2-45:

- (1) The global or regional clock input can be driven by an output from another PLL, a pin-driven dedicated global or regional clock, or through a clock control block, provided the clock control block is fed by an output from another PLL or a pin-driven dedicated global or regional clock. An internally generated global signal cannot drive the PLL.
- (2) In high-speed differential I/O support mode, this high-speed PLL clock feeds the SERDES circuitry. Stratix II devices only support one rate of data transfer per fast PLL in high-speed differential I/O support mode.
- (3) This signal is a differential I/O SERDES control signal.
- (4) Stratix II fast PLLs only support manual clock switchover.
- (5) If the design enables this ÷2 counter, then the device can use a VCO frequency range of 150 to 520 MHz.

See the *PLLs in Stratix II & Stratix II GX Devices* chapter in volume 2 of the *Stratix II Device Handbook* or the *Stratix II GX Device Handbook* for more information on enhanced and fast PLLs. See "High-Speed Differential I/O with DPA Support" on page 2–96 for more information on high-speed differential I/O support.

I/O Structure

The Stratix II IOEs provide many features, including:

- Dedicated differential and single-ended I/O buffers
- 3.3-V, 64-bit, 66-MHz PCI compliance
- 3.3-V, 64-bit, 133-MHz PCI-X 1.0 compliance
- Joint Test Action Group (JTAG) boundary-scan test (BST) support
- On-chip driver series termination
- On-chip parallel termination
- On-chip termination for differential standards
- Programmable pull-up during configuration

Table 2–17. On-Chip Termination Support by I/O Banks (Part 2 of 2)							
On-Chip Termination Support	I/O Standard Support	Top & Bottom Banks	Left & Right Banks				
Series termination with	3.3-V LVTTL	\checkmark					
Table 2–17. On-Chip Terminal On-Chip Termination Support Parential termination with Parallel termination with	3.3-V LVCMOS	\checkmark					
	2.5-V LVTTL	\checkmark					
	2.5-V LVCMOS	\checkmark					
	1.8-V LVTTL	\checkmark					
	1.8-V LVCMOS	\checkmark					
	1.5-V LVTTL	\checkmark					
	1.5-V LVCMOS	\checkmark					
	SSTL-2 Class I and II	~					
	SSTL-18 Class I and II	~					
	1.8-V HSTL Class I	\checkmark					
	1.8-V HSTL Class II	~					
	1.5-V HSTL Class I	~					
	1.2-V HSTL	~					
Parallel termination with	SSTL-2 Class I and II	\checkmark					
calibration	SSTL-18 Class I and II	\checkmark					
	1.8-V HSTL Class I	\checkmark					
	1.8-V HSTL Class II	~					
	1.5-V HSTL Class I and II	\checkmark					
	1.2-V HSTL	~					
Differential termination (1)	LVDS		\checkmark				
	HyperTransport technology		\checkmark				

Note to Table 2–17:

(1) Clock pins CLK1, CLK3, CLK9, CLK11, and pins FPLL [7..10] CLK do not support differential on-chip termination. Clock pins CLK0, CLK2, CLK8, and CLK10 do support differential on-chip termination. Clock pins in the top and bottom banks (CLK [4..7, 12..15]) do not support differential on-chip termination.

Table 2–18	Table 2–18. Stratix II MultiVolt I/O Support Note (1)										
V (V)		Input Signal (V)						Output Signal (V)			
VCCIO (V)	1.2	1.5	1.8	2.5	3.3	1.2	1.5	1.8	2.5	3.3	5.0
1.2	(4)	✓ (2)	 (2) 	 (2) 	 (2) 	(4)					
1.5	(4)	~	\checkmark	 (2) 	(2)	🗸 (3)	~				
1.8	(4)	~	\checkmark	 (2) 	(2)	🗸 (3)	🗸 (3)	\checkmark			
2.5	(4)			~	~	🗸 (3)	🗸 (3)	🗸 (3)	~		
3.3	(4)			~	~	🗸 (3)	✓ (3)	🗸 (3)	(3)	\checkmark	\checkmark

Table 2–18	summarizes	Stratix	II Multi'	Volt I/O	support.
------------	------------	---------	-----------	----------	----------

Notes to Table 2–18:

 To drive inputs higher than V_{CCIO} but less than 4.0 V, disable the PCI clamping diode and select the Allow LVTTL and LVCMOS input levels to overdrive input buffer option in the Quartus II software.

(2) The pin current may be slightly higher than the default value. You must verify that the driving device's V_{OL} maximum and V_{OH} minimum voltages do not violate the applicable Stratix II V_{IL} maximum and V_{IH} minimum voltage specifications.

(3) Although V_{CCIO} specifies the voltage necessary for the Stratix II device to drive out, a receiving device powered at a different level can still interface with the Stratix II device if it has inputs that tolerate the V_{CCIO} value.

(4) Stratix II devices do not support 1.2-V LVTTL and 1.2-V LVCMOS. Stratix II devices support 1.2-V HSTL.

The TDO and nCEO pins are powered by V_{CCIO} of the bank that they reside in. TDO is in I/O bank 4 and nCEO is in I/O bank 7.

Ideally, the V_{CC} supplies for the I/O buffers of any two connected pins are at the same voltage level. This may not always be possible depending on the V_{CCIO} level of TDO and nCEO pins on master devices and the configuration voltage level chosen by VCCSEL on slave devices. Master and slave devices can be in any position in the chain. Master indicates that it is driving out TDO or nCEO to a slave device.

For multi-device passive configuration schemes, the nCEO pin of the master device drives the nCE pin of the slave device. The VCCSEL pin on the slave device selects which input buffer is used for nCE. When VCCSEL is logic high, it selects the 1.8-V/1.5-V buffer powered by V_{CCIO}. When VCCSEL is logic low it selects the 3.3-V/2.5-V input buffer powered by V_{CCPD}. The ideal case is to have the V_{CCIO} of the nCEO bank in a master device match the VCCSEL settings for the nCE input buffer of the slave device it is connected to, but that may not be possible depending on the application. Table 2–19 contains board design recommendations to ensure that nCEO can successfully drive nCE for all power supply combinations.

Table 2–20. Supported TDO/TDI Voltage Combinations (Part 2 of 2)								
Device	TDI Input Buffer Power	Stratix II TDO V _{CC10} Voltage Level in I/O Bank 4						
		V _{cc10} = 3.3 V	$V_{CCIO} = 2.5 V$	V _{cci0} = 1.8 V	V _{cci0} = 1.5 V	V _{CC10} = 1.2 V		
Non-Stratix II	VCC = 3.3 V	 ✓ (1) 	 (2) 	✓ (3)	Level shifter required	Level shifter required		
	VCC = 2.5 V	(1), (4)	 (2) 	✓ (3)	Level shifter required	Level shifter required		
	VCC = 1.8 V	(1), (4)	(2), (5)	~	Level shifter required	Level shifter required		
	VCC = 1.5 V	✓ (1), (4)	✓ (2), (5)	 (6) 	\checkmark	\checkmark		

Notes to Table 2–20:

(1) The TDO output buffer meets V_{OH} (MIN) = 2.4 V.

(2) The TDO output buffer meets V_{OH} (MIN) = 2.0 V.

(3) An external 250-Ω pull-up resistor is not required, but recommended if signal levels on the board are not optimal.

(4) Input buffer must be 3.3-V tolerant.

(5) Input buffer must be 2.5-V tolerant.

(6) Input buffer must be 1.8-V tolerant.

High-Speed Differential I/O with DPA Support

Stratix II devices contain dedicated circuitry for supporting differential standards at speeds up to 1 Gbps. The LVDS and HyperTransport differential I/O standards are supported in the Stratix II device. In addition, the LVPECL I/O standard is supported on input and output clock pins on the top and bottom I/O banks.

The high-speed differential I/O circuitry supports the following high speed I/O interconnect standards and applications:

- SPI-4 Phase 2 (POS-PHY Level 4)
- SFI-4
- Parallel RapidIO
- HyperTransport technology

There are four dedicated high-speed PLLs in the EP2S15 to EP2S30 devices and eight dedicated high-speed PLLs in the EP2S60 to EP2S180 devices to multiply reference clocks and drive high-speed differential SERDES channels.

Tables 2–21 through 2–26 show the number of channels that each fast PLL can clock in each of the Stratix II devices. In Tables 2–21 through 2–26 the first row for each transmitter or receiver provides the number of channels driven directly by the PLL. The second row below it shows the maximum channels a PLL can drive if cross bank channels are used from the adjacent center PLL. For example, in the 484-pin FineLine BGA EP2S15

Table 2–27. Document Revision History (Part 2 of 2)						
Date and Document Version	Changes Made	Summary of Changes				
January 2005, v2.0	 Updated the "MultiVolt I/O Interface" and "TriMatrix Memory" sections. Updated Tables 2–3, 2–17, and 2–19. 	_				
October 2004, v1.2	 Updated Tables 2–9, 2–16, 2–26, and 2–27. 	—				
July 2004, v1.1	 Updated note to Tables 2–9 and 2–16. Updated Tables 2–16, 2–17, 2–18, 2–19, and 2–20. Updated Figures 2–41, 2–42, and 2–57. Removed 3 from list of SERDES factor <i>J</i>. Updated "High-Speed Differential I/O with DPA Support" section. In "Dedicated Circuitry with DPA Support" section, removed XSBI and changed RapidIO to Parallel RapidIO. 	_				
February2004, v1.0	Added document to the Stratix II Device Handbook.	_				



Figure 4–2. Transistor Level Diagram of FPGA Device I/O Buffers

Notes to Figure 4–2:

- (1) This is the logic array signal or the larger of either the V_{CCIO} or V_{PAD} signal.
- (2) This is the larger of either the V_{CCIO} or V_{PAD} signal.

Power-On Reset Circuitry

Stratix II devices have a POR circuit to keep the whole device system in reset state until the power supply voltage levels have stabilized during power-up. The POR circuit monitors the V_{CCINT} , V_{CCIO} , and V_{CCPD} voltage levels and tri-states all the user I/O pins while V_{CC} is ramping up until normal user levels are reached. The POR circuitry also ensures that all eight I/O bank V_{CCIO} voltages, V_{CCPD} voltage, as well as the logic array V_{CCINT} voltage, reach an acceptable level before configuration is triggered. After the Stratix II device enters user mode, the POR circuit continues to monitor the V_{CCINT} voltage level so that a brown-out condition during user mode can be detected. If there is a V_{CCINT} voltage sag below the Stratix II operational level during user mode, the POR circuit resets the device.

When power is applied to a Stratix II device, a power-on-reset event occurs if V_{CC} reaches the recommended operating range within a certain period of time (specified as a maximum V_{CC} rise time). The maximum V_{CC} rise time for Stratix II device is 100 ms. Stratix II devices provide a dedicated input pin (PORSEL) to select POR delay times of 12 or 100 ms during power-up. When the PORSEL pin is connected to ground, the POR time is 100 ms. When the PORSEL pin is connected to V_{CC} , the POR time is 12 ms.

Table 5–2. Maximum Duty Cycles in Voltage Transitions								
Symbol	Parameter	Condition	Maximum Duty Cycles	Unit				
VI	Maximum duty cycles in voltage transitions	V _I = 4.0 V	100	%				
		V _I = 4.1 V	90	%				
		V _I = 4.2 V	50	%				
		V _I = 4.3 V	30	%				
		V _I = 4.4 V	17	%				
		V _I = 4.5 V	10	%				

Recommended Operating Conditions

Table 5–3 contains the Stratix II device family recommended operating conditions.

Table 5-	Table 5–3. Stratix II Device Recommended Operating Conditions (Part 1 of 2) Note (1)									
Symbol	Parameter	Conditions	Minimum	Maximum	Unit					
V _{CCINT}	Supply voltage for internal logic	100 μ s \leq risetime \leq 100 ms <i>(3)</i>	1.15	1.25	V					
V _{CCIO}	Supply voltage for input and output buffers, 3.3-V operation	100 μ s \leq risetime \leq 100 ms (3), (6)	3.135 (3.00)	3.465 (3.60)	V					
	Supply voltage for input and output buffers, 2.5-V operation	100 μ s \leq risetime \leq 100 ms <i>(3)</i>	2.375	2.625	V					
	Supply voltage for input and output buffers, 1.8-V operation	100 μ s \leq risetime \leq 100 ms <i>(3)</i>	1.71	1.89	V					
	Supply voltage for output buffers, 1.5-V operation	100 μ s \leq risetime \leq 100 ms <i>(3)</i>	1.425	1.575	V					
	Supply voltage for input and output buffers, 1.2-V operation	100 μ s \leq risetime \leq 100 ms <i>(3)</i>	1.14	1.26	V					
V _{CCPD}	Supply voltage for pre-drivers as well as configuration and JTAG I/O buffers.	100 μ s \leq risetime \leq 100 ms (4)	3.135	3.465	V					
V _{CCA}	Analog power supply for PLLs	100 μ s \leq risetime \leq 100 ms <i>(3)</i>	1.15	1.25	V					
V _{CCD}	Digital power supply for PLLs	100 μ s \leq risetime \leq 100 ms <i>(3)</i>	1.15	1.25	V					
VI	Input voltage (see Table 5-2)	(2), (5)	-0.5	4.0	V					
Vo	Output voltage		0	V _{CCIO}	V					

Table 5–2	Table 5–25. 1.5-V HSTL Class I & II Differential Specifications									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit				
V _{CCIO}	I/O supply voltage		1.425	1.500	1.575	V				
V _{DIF} (DC)	DC input differential voltage		0.2			V				
V _{CM} (DC)	DC common mode input voltage		0.68		0.90	V				
V _{DIF} (AC)	AC differential input voltage		0.4			V				
V _{OX} (AC)	AC differential cross point voltage		0.68		0.90	V				

Table 5–2	Table 5–26. 1.8-V HSTL Class I Specifications									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit				
V _{CCIO}	Output supply voltage		1.71	1.80	1.89	V				
V _{REF}	Input reference voltage		0.85	0.90	0.95	V				
V _{TT}	Termination voltage		0.85	0.90	0.95	V				
V _{IH} (DC)	DC high-level input voltage		V _{REF} + 0.1			V				
V _{IL} (DC)	DC low-level input voltage		-0.3		V _{REF} - 0.1	V				
V _{IH} (AC)	AC high-level input voltage		V _{REF} + 0.2			V				
V _{IL} (AC)	AC low-level input voltage				$V_{REF} - 0.2$	V				
V _{OH}	High-level output voltage	I _{OH} = 8 mA (1)	$V_{CCIO} - 0.4$			V				
V _{OL}	Low-level output voltage	I _{OH} = -8 mA (1)			0.4	V				

Note to Table 5–26:

(1) This specification is supported across all the programmable drive settings available for this I/O standard as shown in the *Stratix II Architecture* chapter in volume 1 of the *Stratix II Device Handbook*.

Table 5-	36. Stratix II Performan	ce Notes	(Part 4 of 6)) Note	e (1)				
		R	esources Us	ed		Pei	formance	1	
	Applications	ALUTs	TriMatrix Memory Blocks	DSP Blocks	-3 Speed Grade (2)	-3 Speed Grade (3)	-4 Speed Grade	-5 Speed Grade	Unit
Larger designs	8-bit, 1024-point, single output, two parallel FFT engines, burst, three multiplier and five adders FFT function	1725	10	6	430.29	401.92	373.13	319.08	MHz
	8-bit, 1024-point, single output, two parallel FFT engines, burst, four multipliers and two adders FFT function	1594	10	8	422.65	407.33	373.13	329.10	MHz
	8-bit, 1024-point, quadrant output, one parallel FFT engine, burst, three multipliers and five adders FFT function	2361	10	9	315.45	342.81	325.73	284.25	MHz
	8-bit, 1024-point, quadrant output, one parallel FFT engine, burst, four multipliers and two adders FFT function	2165	10	12	373.13	369.54	317.96	256.14	MHz
	8-bit, 1024-point, quadrant output, two parallel FFT engines, burst, three multipliers and five adders FFT function	3996	14	18	378.50	367.10	332.33	288.68	MHz
	8-bit, 1024-point, quadrant output, two parallel FFT engines, burst, four multipliers and two adders FFT function	3604	14	24	391.38	361.14	340.25	280.89	MHz

Table 5–39. DSP B	lock Internal Timing Mi	cropara	meters	(Part 1	l of 2)					
		-3 S Grad	peed le (1)	-3 S Grad	peed le <i>(2)</i>	-4 S Gra	peed ade	-5 S Gra	peed ade	
Symbol	Parameter	Min (3)	Max	Min (3)	Max	Min (4)	Max	Min (3)	Max	Unit
t _{su}	Input, pipeline, and output register setup time before clock	50		52		57 57		67		ps
t _H	Input, pipeline, and output register hold time after clock	180		189		206 206		241		ps
t _{CO}	Input, pipeline, and output register clock- to-output delay	0	0	0	0	0 0	0	0	0	ps
t _{INREG2PIPE9}	Input register to DSP block pipeline register in 9×9 -bit mode	1,312	2,030	1,312	2,030	1,250 1,312	2,334	1,312	2,720	ps
t _{INREG2PIPE18}	Input register to DSP block pipeline register in 18 × 18-bit mode	1,302	2,010	1,302	2,110	1,240 1,302	2,311	1,302	2,693	ps
t _{INREG2PIPE36}	Input register to DSP block pipeline register in 36 × 36-bit mode	1,302	2,010	1,302	2,110	1,240 1,302	2,311	1,302	2,693	ps
tpipe2outreg2add	DSP block pipeline register to output register delay in two- multipliers adder mode	924	1,450	924	1,522	880 924	1,667	924	1,943	ps
tpipe2outreg4add	DSP block pipeline register to output register delay in four- multipliers adder mode	1,134	1,850	1,134	1,942	1,080 1,134	2,127	1,134	2,479	ps
t _{PD9}	Combinational input to output delay for 9 × 9	2,100	2,880	2,100	3,024	2,000 2,100	3,312	2,100	3,859	ps
t _{PD18}	Combinational input to output delay for 18 × 18	2,110	2,990	2,110	3,139	2,010 2,110	3,438	2,110	4,006	ps
t _{PD36}	Combinational input to output delay for 36×36	2,939	4,450	2,939	4,672	2,800 2,939	5,117	2,939	5,962	ps
t _{CLR}	Minimum clear pulse width	2,212		2,322		2,543 2,543		2,964		ps

Table 5–59. EP2S	Table 5–59. EP2S90 Row Pins Global Clock Timing Parameters												
Parameter Minimum Timing -3 Speed -4 Speed -5 Speed													
Falailletei	Industrial	Commercial	Grade	Grade	Grade	Unit							
t _{CIN}	1.585	1.658	2.757	3.154	3.665	ns							
t _{COUT}	1.590	1.663	2.753	3.150	3.660	ns							
t _{PLLCIN}	-0.341	-0.341	-0.193	-0.235	-0.278	ns							
t _{PLLCOUT}	-0.336	-0.336	-0.197	-0.239	-0.283	ns							

EP2S130 Clock Timing Parameters

Tables 5–60 through 5–63 show the maximum clock timing parameters for EP2S130 devices.

Table 5–60. EP2S	Table 5–60. EP2S130 Column Pins Regional Clock Timing Parameters												
Parameter Minimum Timing -3 Speed -4 Speed -5 Speed Uni													
Falailletei	Industrial	Commercial	Grade	Grade	Grade	UIII							
t _{CIN}	1.889	1.981	3.405	3.722	4.326	ns							
t _{COUT}	1.732	1.816	3.151	3.444	4.002	ns							
t _{PLLCIN}	0.105	0.106	0.226	0.242	0.277	ns							
t _{PLLCOUT}	-0.052	-0.059	-0.028	-0.036	-0.047	ns							

Table 5–61. EP2S	Table 5–61. EP2S130 Column Pins Global Clock Timing Parameters													
Paramotor	Parameter Minimum Timing -3 Speed -4 Speed -5 Speed Unit													
Falailletei	Industrial	Commercial	Grade	Grade	Grade	Unit								
t _{CIN}	1.907	1.998	3.420	3.740	4.348	ns								
t _{COUT}	1.750	1.833	3.166	3.462	4.024	ns								
t _{PLLCIN}	0.134	0.136	0.276	0.296	0.338	ns								
t _{PLLCOUT}	-0.023	-0.029	0.022	0.018	0.014	ns								

Table 5–75. Stratix II I/O Output Delay for Column Pins (Part 7 of 8)											
			Minimu	n Timing	-3	-3	-4	-5			
I/O Standard	Drive Strength	Parameter	Industrial	Commercial	Speed Grade (3)	Speed Grade (4)	Grade	Speed Grade	Unit		
1.8-V	4 mA	t _{OP}	912	956	1608	1687	1848	1943	ps		
HSTL Class I		t _{DIP}	932	978	1674	1757	1924	2033	ps		
	6 mA	t _{OP}	917	962	1595	1673	1833	1928	ps		
		t _{DIP}	937	984	1661	1743	1909	2018	ps		
	8 mA	t _{OP}	896	940	1586	1664	1823	1917	ps		
		t _{DIP}	916	962	1652	1734	1899	2007	ps		
	10 mA	t _{OP}	900	944	1591	1669	1828	1923	ps		
		t _{DIP}	920	966	1657	1739	1904	2013	ps		
	12 mA	t _{OP}	892	936	1585	1663	1821	1916	ps		
		t _{DIP}	912	958	1651	1733	1897	2006	ps		
1.8-V	16 mA	t _{OP}	877	919	1385	1453	1591	1680	ps		
Differential HSTL Class II		t _{DIP}	897	941	1451	1523	1667	1770	ps		
	18 mA	t _{OP}	879	921	1394	1462	1602	1691	ps		
		t _{DIP}	899	943	1460	1532	1678	1781	ps		
	20 mA	t _{OP}	879	921	1402	1471	1611	1700	ps		
		t _{DIP}	899	943	1468	1541	1687	1790	ps		
1.5-V	4 mA	t _{OP}	912	956	1607	1686	1847	1942	ps		
Differential HSTL Class I		t _{DIP}	932	978	1673	1756	1923	2032	ps		
	6 mA	t _{OP}	917	961	1588	1666	1825	1920	ps		
		t _{DIP}	937	983	1654	1736	1901	2010	ps		
	8 mA	t _{OP}	899	943	1590	1668	1827	1922	ps		
		t _{DIP}	919	965	1656	1738	1903	2012	ps		
	10 mA	t _{OP}	900	943	1592	1670	1829	1924	ps		
		t _{DIP}	920	965	1658	1740	1905	2014	ps		
	12 mA	t _{OP}	893	937	1590	1668	1827	1922			
		t _{DIP}	913	959	1656	1738	1903	2012			

Table 5–78. Maximum Output Toggle Rate on Stratix II Devices (Part 1 of 5) Note (1)											
1/0 Standard	Drive	Colum	n I/O Pins	: (MHz)	Row I/	/O Pins (N	/IHz)	Clock	Outputs	; (MHz)	
i/O Stanuaru	Strength	-3	-4	-5	-3	-4	-5	-3	-4	-5	
3.3-V LVTTL	4 mA	270	225	210	270	225	210	270	225	210	
	8 mA	435	355	325	435	355	325	435	355	325	
	12 mA	580	475	420	580	475	420	580	475	420	
	16 mA	720	594	520	-	-	-	720	594	520	
	20 mA	875	700	610	-	-	-	875	700	610	
	24 mA	1,030	794	670	-	-	-	1,030	794	670	
3.3-V LVCMOS	4 mA	290	250	230	290	250	230	290	250	230	
	8 mA	565	480	440	565	480	440	565	480	440	
	12 mA	790	710	670	-	-	-	790	710	670	
	16 mA	1,020	925	875	-	-	-	1,020	925	875	
	20 mA	1,066	985	935	-	-	-	1,066	985	935	
	24 mA	1,100	1,040	1,000	-	-	-	1,100	1,040	1,000	
2.5-V	4 mA	230	194	180	230	194	180	230	194	180	
LVTTL/LVCMOS	8 mA	430	380	380	430	380	380	430	380	380	
	12 mA	630	575	550	630	575	550	630	575	550	
	16 mA	930	845	820	-	-	-	930	845	820	
1.8-V	2 mA	120	109	104	120	109	104	120	109	104	
LVTTL/LVCMOS	4 mA	285	250	230	285	250	230	285	250	230	
	6 mA	450	390	360	450	390	360	450	390	360	
	8 mA	660	570	520	660	570	520	660	570	520	
	10 mA	905	805	755	-	-	-	905	805	755	
	12 mA	1,131	1,040	990	-	-	-	1,131	1,040	990	
1.5-V	2 mA	244	200	180	244	200	180	244	200	180	
LVTTL/LVCMOS	4 mA	470	370	325	470	370	325	470	370	325	
	6 mA	550	430	375	-	-	-	550	430	375	
	8 mA	625	495	420	-	-	-	625	495	420	
SSTL-2 Class I	8 mA	400	300	300	-	-	-	400	300	300	
	12 mA	400	400	350	400	350	350	400	400	350	
SSTL-2 Class II	16 mA	350	350	300	350	350	300	350	350	300	
	20 mA	400	350	350	-	-	-	400	350	350	
	24 mA	400	400	350	-	-	-	400	400	350	

Table 5–78. Maximum Output Toggle Rate on Stratix II Devices (Part 5 of 5) Note (1)											
I/O Standard	Drive	Colum	n I/O Pins	(MHz)	Row I/O Pins (MHz)			Clock Outputs (MHz)			
i/U Standard	Strength	-3	-4	-5	-3	-4	-5	-3	-4	-5	
1.2-V Differential HSTL	OCT 50 Ω	280	-	-	-	-	-	280	-	-	

Notes to Table 5–78:

(1) The toggle rate applies to 0-pF output load for all I/O standards except for LVDS and HyperTransport technology on row I/O pins. For LVDS and HyperTransport technology on row I/O pins, the toggle rates apply to load from 0 to 5pF.

(2) 1.2-V HSTL is only supported on column I/O pins in I/O banks 4, 7, and 8.

(3) Differential HSTL and SSTL is only supported on column clock and DQS outputs.

(4) HyperTransport technology is only supported on row I/O and row dedicated clock input pins.

(5) LVPECL is only supported on column clock pins.

(6) Refer to Tables 5–81 through 5–91 if using SERDES block. Use the toggle rate values from the clock output column for PLL output.

10010 0 15. 110													
			Maximum Output Clock Toggle Rate Derating Factors (ps/pF)										
I/O Standard	Drive Strength	Col	umn I/O F	Pins	Row I/O Pins			Dedicated Clock Outputs					
	on ongin	-3	-4	-5	-3	-4	-5	-3	-4	-5			
3.3-V LVTTL	4 mA	478	510	510	478	510	510	466	510	510			
	8 mA	260	333	333	260	333	333	291	333	333			
	12 mA	213	247	247	213	247	247	211	247	247			
	16 mA	136	197	197	-	-	-	166	197	197			
	20 mA	138	187	187	-	-	-	154	187	187			
	24 mA	134	177	177	-	-	-	143	177	177			
3.3-V LVCMOS	4 mA	377	391	391	377	391	391	377	391	391			
	8 mA	206	212	212	206	212	212	178	212	212			
	12 mA	141	145	145	-	-	-	115	145	145			
	16 mA	108	111	111	-	-	-	86	111	111			
	20 mA	83	88	88	-	-	-	79	88	88			
	24 mA	65	72	72	-	-	-	74	72	72			
2.5-V	4 mA	387	427	427	387	427	427	391	427	427			
LVTTL/LVCMOS	8 mA	163	224	224	163	224	224	170	224	224			
	12 mA	142	203	203	142	203	203	152	203	203			
	16 mA	120	182	182	-	-	-	134	182	182			

Table 5–79. Maximum Output Clock Toggle Rate Derating Factors (Part 1 of 5)

Table 5–79. Maximum Output Clock Toggle Rate Derating Factors (Part 5 of 5)											
			Maximu	n Output	Clock To	ggle Rat	e Derati	ng Facto	rs (ps/p	F)	
I/O Standard	Drive Strenath	Col	Column I/O Pins			Row I/O Pins			Dedicated Clock Outputs		
	3 -	-3	-4	-5	-3	-4	-5	-3	-4	-5	
3.3-V LVTTL	ΟCT 50 Ω	133	152	152	133	152	152	147	152	152	
2.5-V LVTTL	ΟCT 50 Ω	207	274	274	207	274	274	235	274	274	
1.8-V LVTTL	ΟCT 50 Ω	151	165	165	151	165	165	153	165	165	
3.3-V LVCMOS	ΟCT 50 Ω	300	316	316	300	316	316	263	316	316	
1.5-V LVCMOS	ΟCT 50 Ω	157	171	171	157	171	171	174	171	171	
SSTL-2 Class I	ΟCT 50 Ω	121	134	134	121	134	134	77	134	134	
SSTL-2 Class II	ΟCT 25 Ω	56	101	101	56	101	101	58	101	101	
SSTL-18 Class I	ΟCT 50 Ω	100	123	123	100	123	123	106	123	123	
SSTL-18 Class II	ΟCT 25 Ω	61	110	110	-	-	-	59	110	110	
1.2-V HSTL (2)	ΟCT 50 Ω	95	-	-	-	-	-	-	-	95	

Notes to Table 5–79:

(1) For LVDS and HyperTransport technology output on row I/O pins, the toggle rate derating factors apply to loads larger than 5 pF. In the derating calculation, subtract 5 pF from the intended load value in pF for the correct result. For a load less than or equal to 5 pF, refer to Table 5-78 for output toggle rates.

(2) 1.2-V HSTL is only supported on column I/O pins in I/O banks 4,7, and 8.

(3) Differential HSTL and SSTL is only supported on column clock and DQS outputs.

(4) LVPECL is only supported on column clock outputs.

Duty Cycle Distortion

Duty cycle distortion (DCD) describes how much the falling edge of a clock is off from its ideal position. The ideal position is when both the clock high time (CLKH) and the clock low time (CLKL) equal half of the clock period (T), as shown in Figure 5–7. DCD is the deviation of the non-ideal falling edge from the ideal falling edge, such as D1 for the falling edge A and D2 for the falling edge B (Figure 5–7). The maximum DCD for a clock is the larger value of D1 and D2.

Table 5–92. Enhanced PLL Specifications (Part 2 of 2) Name Description Name Description											
Name	Description	Min	Тур	Мах	Unit						
t _{lock}	Time required for the PLL to lock from the time it is enabled or the end of device configuration		0.03	1	ms						
t _{dlock}	Time required for the PLL to lock dynamically after automatic clock switchover between two identical clock frequencies			1	ms						
fswitchover	Frequency range where the clock switchover performs properly	4		500	MHz						
f _{CLBW}	PLL closed-loop bandwidth	0.13	1.20	16.90	MHz						
f _{VCO}	PLL VCO operating range for –3 and –4 speed grade devices	300		1,040	MHz						
	PLL VCO operating range for –5 speed grade devices	300		840	MHz						
f _{SS}	Spread-spectrum modulation frequency	30		150	kHz						
% spread	Percent down spread for a given clock frequency	0.4	0.5	0.6	%						
t _{pll_pserr}	Accuracy of PLL phase shift			±15	ps						
tareset	Minimum pulse width on areset signal.	10			ns						
t _{areset_reconfig}	Minimum pulse width on the areset signal when using PLL reconfiguration. Reset the PLL after scandone goes high.	500			ns						

Notes to Table 5–92:

(1) Limited by I/O f_{MAX} . See Table 5–78 on page 5–69 for the maximum. Cannot exceed f_{OUT} specification.

(2) If the counter cascading feature of the PLL is utilized, there is no minimum output clock frequency.