

Welcome to E-XFL.COM

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	5
Program Memory Size	1.5KB (1K x 12)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	38 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 4x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	8-DIP (0.300", 7.62mm)
Supplier Device Package	8-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic12f510-i-p

Table of Contents

1.0	General Description.....	5
2.0	PIC12F510/16F506 Device Varieties	7
3.0	Architectural Overview	9
4.0	Memory Organization	15
5.0	I/O Port.....	27
6.0	TMR0 Module and TMR0 Register.....	39
7.0	Comparator(s)	43
8.0	Comparator Voltage Reference Module (PIC16F506 only).....	49
9.0	Analog-to-Digital (A/D) Converter.....	51
10.0	Special Features Of The CPU.....	55
11.0	Instruction Set Summary	71
12.0	Development Support.....	79
13.0	Electrical Characteristics	83
14.0	DC and AC Characteristics Graphs and Charts	97
15.0	Packaging.....	105
	Index	117
	The Microchip Web Site.....	119
	Customer Change Notification Service	119
	Customer Support	119
	Reader Response	120
	Product Identification System	121

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

<http://www.microchip.com>

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; <http://www.microchip.com>
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

PIC12F510/16F506

4.2 Data Memory Organization

Data memory is composed of registers or bytes of RAM. Therefore, data memory for a device is specified by its register file. The register file is divided into two functional groups: Special Function Registers (SFRs) and General Purpose Registers (GPRs).

The Special Function Registers include the TMR0 register, the Program Counter (PCL), the STATUS register, the I/O registers (ports) and the File Select Register (FSR). In addition, Special Function Registers are used to control the I/O port configuration and prescaler options.

The General Purpose Registers are used for data and control information under command of the instructions.

For the PIC12F510, the register file is composed of 10 Special Function Registers, 6 General Purpose Registers and 32 General Purpose Registers accessed by banking (see Figure 4-2).

For the PIC16F506, the register file is composed of 13 Special Function Registers, 3 General Purpose Registers and 64 General Purpose Registers, accessed by banking (see Figure 4-3).

4.2.1 GENERAL PURPOSE REGISTER FILE

The General Purpose Register file is accessed either directly or indirectly through the File Select Register (FSR). See Section 4.8 "Indirect Data Addressing: INDF and FSR Registers".

FIGURE 4-2: PIC12F510 REGISTER FILE MAP





FIGURE 4-3: PIC16F506 REGISTER FILE MAP



PIC12F510/16F506

TABLE 4-2: SPECIAL FUNCTION REGISTER SUMMARY – PIC16F506

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset
N/A	TRIS	I/O Control Registers (TRISB, TRISC)								--11 1111
N/A	OPTION	Contains control bits to configure Timer0 and Timer0/WDT Prescaler								1111 1111
00h	INDF	Uses contents of FSR to address data memory (not a physical register)								xxxx xxxx
01h	TMR0	Timer0 Module Register								xxxx xxxx
02h ⁽¹⁾	PCL	Low Order 8 bits of PC								1111 1111
03h	STATUS	RBWUF	CWUF	PA0	\overline{TO}	\overline{PD}	Z	DC	C	0001 1xxxx
04h	FSR	Indirect Data Memory Address Pointer								100x xxxx
05h	OSCCAL	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	—	1111 111-
06h	PORTB	—	—	RB5	RB4	RB3	RB2	RB1	RB0	--xx xxxx
07h	PORTC	—	—	RC5	RC4	RC3	RC2	RC1	RC0	--xx xxxx
08h	CM1CON0	C1OUT	$\overline{C1OUTEN}$	C1POL	$\overline{C1T0CS}$	C1ON	C1NREF	C1PREF	$\overline{C1WU}$	1111 1111
09h	ADCON0	ANS1	ANS0	ADCS1	ADCS0	CHS1	CHS0	$\overline{GO/DONE}$	ADON	1111 1100
0Ah	ADRES	ADC Conversion Result								xxxx xxxx
0Bh	CM2CON0	C2OUT	$\overline{C2OUTEN}$	C2POL	C2PREF2	C2ON	C2NREF	C2PREF1	$\overline{C2WU}$	1111 1111
0Ch	VRCON	VREN	VROE	VRR	— ⁽²⁾	VR3	VR2	VR1	VR0	0011 1111

Legend: x = unknown, u = unchanged, — = unimplemented, read as '0' (if applicable). Shaded cells = unimplemented or unused.

Note 1: The upper byte of the Program Counter is not directly accessible. See **Section 4.6 “Program Counter”** for an explanation of how to access these bits.

2: Unimplemented bit VRCON<4> read as '1'.

4.3 STATUS Register

This register contains the arithmetic status of the ALU, the Reset status and the page preselect bit.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the \overline{TO} and \overline{PD} bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, `CLRF STATUS`, will clear the upper three bits and set the Z bit. This leaves the STATUS register as `000u u1uu` (where u = unchanged).

Therefore, it is recommended that only `BCF`, `BSF` and `MOVWF` instructions be used to alter the STATUS register. These instructions do not affect the Z, DC or C bits from the STATUS register. For other instructions which do affect Status bits, see **Section 11.0 “Instruction Set Summary”**.

REGISTER 4-1: STATUS: STATUS REGISTER (PIC12F510)

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
GPWUF	CWUF	PA0	\overline{TO}	\overline{PD}	Z	DC	C
bit 7							bit 0

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared
		x = Bit is unknown

bit 7	<p>GPWUF: GPIO Reset bit</p> <p>1 = Reset due to wake-up from Sleep on pin change</p> <p>0 = After power-up or other Reset</p>									
bit 6	<p>CWUF: Comparator Reset bit</p> <p>1 = Reset due to wake-up from Sleep on comparator change</p> <p>0 = After power-up or other Reset</p>									
bit 5	<p>PA0: Program Page Preselect bit</p> <p>1 = Page 1 (200h-3FFh)</p> <p>0 = Page 0 (000h-1FFh)</p> <p>Each page is 512 bytes.</p> <p>Using the PA0 bit as a general purpose read/write bit in devices which do not use it for program page preselect is not recommended, since this may affect upward compatibility with future products.</p>									
bit 4	<p>\overline{TO}: Time-Out bit</p> <p>1 = After power-up, CLRWD\overline{T} instruction, or SLEEP instruction</p> <p>0 = A WDT time-out occurred</p>									
bit 3	<p>\overline{PD}: Power-Down bit</p> <p>1 = After power-up or by the CLRWD\overline{T} instruction</p> <p>0 = By execution of the SLEEP instruction</p>									
bit 2	<p>Z: Zero bit</p> <p>1 = The result of an arithmetic or logic operation is zero</p> <p>0 = The result of an arithmetic or logic operation is not zero</p>									
bit 1	<p>DC: Digit Carry/Borrow bit (for ADDWF and SUBWF instructions)</p> <p><u>ADDWF:</u></p> <p>1 = A carry from the 4th low-order bit of the result occurred</p> <p>0 = A carry from the 4th low-order bit of the result did not occur</p> <p><u>SUBWF:</u></p> <p>1 = A borrow from the 4th low-order bit of the result did not occur</p> <p>0 = A borrow from the 4th low-order bit of the result occurred</p>									
bit 0	<p>C: Carry/Borrow bit (for ADDWF, SUBWF and RRF, RLF instructions)</p> <table> <tr> <td><u>ADDWF:</u></td> <td><u>SUBWF:</u></td> <td><u>RRF or RLF:</u></td> </tr> <tr> <td>1 = A carry occurred</td> <td>1 = A borrow did not occur</td> <td>Load bit with LSB or MSb, respectively</td> </tr> <tr> <td>0 = A carry did not occur</td> <td>0 = A borrow occurred</td> <td></td> </tr> </table>	<u>ADDWF:</u>	<u>SUBWF:</u>	<u>RRF or RLF:</u>	1 = A carry occurred	1 = A borrow did not occur	Load bit with LSB or MSb, respectively	0 = A carry did not occur	0 = A borrow occurred	
<u>ADDWF:</u>	<u>SUBWF:</u>	<u>RRF or RLF:</u>								
1 = A carry occurred	1 = A borrow did not occur	Load bit with LSB or MSb, respectively								
0 = A carry did not occur	0 = A borrow occurred									

4.4 OPTION Register

The OPTION register is a 8-bit wide, write-only register, that contains various control bits to configure the Timer0/WDT prescaler and Timer0.

By executing the OPTION instruction, the contents of the W register will be transferred to the OPTION register. A Reset sets the OPTION<7:0> bits.

Note 1: If TRIS bit is set to '0', the wake-up on change and pull-up functions are disabled for that pin (i.e., note that TRIS overrides Option control of GPPU/RBPU and GPWU/RBWU).

2: If the T0CS bit is set to '1', it will override the TRIS function on the T0CKI pin.

REGISTER 4-3: OPTION_REG: OPTION REGISTER (PIC12F510)

W-1	W-1	W-1	W-1	W-1	W-1	W-1	W-1
GPWU	GPPU	T0CS	T0SE	PSA	PS2	PS1	PS0
bit 7							bit 0

Legend:

R = Readable bit
-n = Value at POR

W = Writable bit
'1' = Bit is set

U = Unimplemented bit, read as '0'
'0' = Bit is cleared

x = Bit is unknown

bit 7 **GPWU:** Enable Wake-up On Pin Change bit (GP0, GP1, GP3)
1 = Disabled
0 = Enabled

bit 6 **GPPU:** Enable Weak Pull-Ups bit (GP0, GP1, GP3)
1 = Disabled
0 = Enabled

bit 5 **T0CS:** Timer0 Clock Source Select bit
1 = Transition on T0CKI pin
0 = Internal instruction cycle clock (CLKOUT)

bit 4 **T0SE:** Timer0 Source Edge Select bit
1 = Increment on high-to-low transition on T0CKI pin
0 = Increment on low-to-high transition on T0CKI pin

bit 3 **PSA:** Prescaler Assignment bit
1 = Prescaler assigned to the WDT
0 = Prescaler assigned to Timer0

bit 2-0 **PS<2:0>:** Prescaler Rate Select bits

Bit Value	Timer0 Rate	WDT Rate
000	1 : 2	1 : 1
001	1 : 4	1 : 2
010	1 : 8	1 : 4
011	1 : 16	1 : 8
100	1 : 32	1 : 16
101	1 : 64	1 : 32
110	1 : 128	1 : 64
111	1 : 256	1 : 128

PIC12F510/16F506

FIGURE 4-6: DIRECT/INDIRECT ADDRESSING (PIC16F506)




FIGURE 5-8: BLOCK DIAGRAM OF RB5/GP5





FIGURE 5-9: BLOCK DIAGRAM OF RC0/RC1



PIC12F510/16F506

FIGURE 5-10: BLOCK DIAGRAM OF RC2





FIGURE 5-11: BLOCK DIAGRAM OF RC3



PIC12F510/16F506

TABLE 5-1: SUMMARY OF PORT REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on All Other Resets
N/A	TRISGPIO ⁽¹⁾	—	—	I/O Control Register						--11 1111	--11 1111
N/A	TRISB ⁽²⁾	—	—	I/O Control Register						--11 1111	--11 1111
N/A	TRISC ⁽²⁾	—	—	I/O Control Register						--11 1111	--11 1111
N/A	OPTION ⁽¹⁾	$\overline{\text{GPWU}}$	$\overline{\text{GPPU}}$	T0CS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
N/A	OPTION ⁽²⁾	$\overline{\text{RBWU}}$	$\overline{\text{RBPu}}$	T0CS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
03h	STATUS ⁽¹⁾	GPWUF	CWUF	PA0	$\overline{\text{TO}}$	$\overline{\text{PD}}$	Z	DC	C	0001 1xxx	qq0q quuu ⁽³⁾
03h	STATUS ⁽²⁾	RBWUF	CWUF	PA0	$\overline{\text{TO}}$	$\overline{\text{PD}}$	Z	DC	C	0001 1xxx	qq0q quuu ⁽³⁾
06h	GPIO ⁽¹⁾	—	—	GP5	GP4	GP3	GP2	GP1	GP0	--xx xxxx	--uu uuuu
06h	PORTB ⁽²⁾	—	—	RB5	RB4	RB3	RB2	RB1	RB0	--xx xxxx	--uu uuuu
07h	PORTC ⁽²⁾	—	—	RC5	RC4	RC3	RC2	RC1	RC0	--xx xxxx	--uu uuuu

Legend: — = unimplemented read as '0', x = unknown, u = unchanged, q = depends on condition.

Note 1: PIC12F510 only.

Note 2: PIC16F506 only.

Note 3: If Reset was due to wake-up on pin change, then bit 7 = 1. All other Resets will cause bit 7 = 0.

TABLE 5-2: I/O PIN FUNCTION ORDER OF PRECEDENCE (PIC16F506)

Priority	RB0	RB1	RB2	RB3	RB4	RB5
1	AN0/C1IN+	AN1/C1IN-	AN2	Input/ $\overline{\text{MCLR}}$	OSC2/CLKOUT	OSC1/CLKIN
2	TRISB	TRISB	C1OUT	—	TRISB	TRISB
3	—	—	TRISB	—	—	—

TABLE 5-3: I/O PIN FUNCTION ORDER OF PRECEDENCE (PIC16F506)

Priority	RC0	RC1	RC2	RC3	RC4	RC5
1	C2IN+	C2IN-	CVREF	TRISC	C2OUT	T0CKI
2	TRISC	TRISC	TRISC	—	TRISC	TRISC

TABLE 5-4: I/O PIN FUNCTION ORDER OF PRECEDENCE (PIC12F510)

Priority	GP0	GP1	GP2	GP3	GP4	GP5
1	AN0/C1IN+	AN1/C1IN-	AN2	Input/ $\overline{\text{MCLR}}$	OSC2	OSC1/CLKIN
2	TRISIO	TRISIO	C1OUT	—	TRISIO	TRISIO
3	—	—	T0CKI	—	—	—
4	—	—	TRISIO	—	—	—

PIC12F510/16F506

TABLE 5-5: REQUIREMENTS FOR DIGITAL PIN OPERATION (PIC12F510)

	GP0	GP0	GP1	GP1	GP2	GP2	GP3	GP4	GP5
CM1CON0									
C1ON	0	1	0	1	0	1	—	—	—
C1PREF	—	0	—	1	—	—	—	—	—
C1NREF	—	—	—	0	—	—	—	—	—
C1T0CS	—	—	—	—	—	1	—	—	—
C1OUTEN	—	—	—	—	—	1	—	—	—
CM2CON0									
C2ON	—	—	—	—	—	—	—	—	—
C2PREF1	—	—	—	—	—	—	—	—	—
C2PREF2	—	—	—	—	—	—	—	—	—
C2NREF	—	—	—	—	—	—	—	—	—
C2OUTEN	—	—	—	—	—	—	—	—	—
VRCON0									
VROE	—	—	—	—	—	—	—	—	—
VREN	—	—	—	—	—	—	—	—	—
OPTION									
T0CS	—	—	—	—	—	0	—	—	—
ADCON0									
ANS<1:0>	00, 01	00, 01	00, 01, 10	00, 01, 10	00	00	—	—	—
CONFIG									
MCLRE	—	—	—	—	—	—	—	—	—
INTOSC	—	—	—	—	—	—	—	—	—
LP	—	—	—	—	—	—	—	Disabled	Disabled
EXTRC	—	—	—	—	—	—	—	—	Disabled
XT	—	—	—	—	—	—	—	Disabled	Disabled

Note 1: Multiple column entries for a pin demonstrate the different permutations to arrive at digital functionality for the pin.

2: Shaded cells indicate the bit status does not affect the pins digital functionality.

PIC12F510/16F506

TABLE 5-6: REQUIREMENTS FOR DIGITAL PIN OPERATION (PIC16F506 PORTB)^{(1), (2)}

	RB0	RB0	RB0	RB1	RB1	RB2	RB2	RB3	RB4	RB5
CM1CON0										
C1ON	—	0	1	0	1	0	1	—	—	—
C1PREF	—	—	0	—	—	—	—	—	—	—
C1NREF	—	—	—	—	0	—	—	—	—	—
C1T0CS	—	—	—	—	—	—	—	—	—	—
C1OUTEN	—	—	—	—	—	—	1	—	—	—
CM2CON0										
C2ON	1	—	—	—	—	—	—	—	—	—
C2PREF1	0	—	—	—	—	—	—	—	—	—
C2PREF2	1	—	—	—	—	—	—	—	—	—
C2NREF	—	—	—	—	—	—	—	—	—	—
C2OUTEN	—	—	—	—	—	—	—	—	—	—
OPTION										
T0CS	—	—	—	—	—	—	—	—	—	—
ADCON0										
ANS<1:0>	00, 01	00, 01	00, 01	00, 01, 10	00, 01, 10	00	00	—	—	—
CONFIG										
MCLRE	—	—	—	—	—	—	—	0	—	—
INTOSC	—	—	—	—	—	—	—	—	—	—
LP	—	—	—	—	—	—	—	—	Disabled	Disabled
EXTRC	—	—	—	—	—	—	—	—	—	Disabled
XT	—	—	—	—	—	—	—	—	Disabled	Disabled
EC	—	—	—	—	—	—	—	—	—	Disabled
HS	—	—	—	—	—	—	—	—	Disabled	Disabled
INTOSC CLKOUT	—	—	—	—	—	—	—	—	Disabled	Disabled
EXTRC CLOCKOUT	—	—	—	—	—	—	—	—	Disabled	Disabled

Note 1: Multiple column entries for a pin demonstrate the different permutations to arrive at digital functionality for the pin.

2: Shaded cells indicate the bit status does not affect the pins digital functionality.

TABLE 5-7: REQUIREMENTS FOR DIGITAL PIN OPERATION (PIC16F506 PORTC)^{(1), (2)}

	RC0	RC0	RC1	RC1	RC2	RC3	RC4	RC4	RC5	RC5
CM2CON0										
C2ON	0	1	0	1	—	—	0	1	—	—
C2PREF1	—	0	—	—	—	—	—	—	—	—
C2PREF2	—	0	—	—	—	—	—	—	—	—
C2NREF	—	—	—	0	—	—	—	—	—	—
C2OUTEN	—	—	—	—	—	—	—	1	—	—
VRCON0										
VROE	—	—	—	—	0	—	—	—	—	—
OPTION										
T0CS	—	—	—	—	—	—	—	—	0	—

Note 1: Multiple column entries for a pin demonstrate the different permutations to arrive at digital functionality for the pin.

2: Shaded cells indicate the bit status does not affect the pins digital functionality.

PIC12F510/16F506

FIGURE 8-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM




TABLE 8-1: REGISTERS ASSOCIATED WITH COMPARATOR VOLTAGE REFERENCE

Add	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
0Ch	VRCON	VREN	VROE	VRR	—	VR3	VR2	VR1	VR0	001- 1111	001- 1111
08h	CM1CON0 ⁽¹⁾	C1OUT	$\overline{C1OUTEN}$	C1POL	$\overline{C1T0CS}$	C1ON	C1NREF	C1PREF	$\overline{C1WU}$	1111 1111	uuuu uuuu
0Bh	CM2CON0 ⁽¹⁾	C2OUT	$\overline{C2OUTEN}$	C2POL	C2PREF2	C2ON	C2NREF	C2PREF1	$\overline{C2WU}$	1111 1111	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'.

Note 1: PIC16F506 only.

PIC12F510/16F506

REGISTER 10-1: CONFIG: CONFIGURATION WORD REGISTER (PIC12F510)⁽¹⁾

—	—	—	—	—	—	—	—
bit 15							bit 8

—	—	IOSCFS	MCLRE	\overline{CP}	WDTE	FOSC1	FOSC0
bit 7							bit 0

- bit 15-6 **Unimplemented:** Read as '1'
- bit 5 **IOSCFS:** Internal Oscillator Frequency Select bit
 1 = 8 MHz INTOSC speed
 0 = 4 MHz INTOSC speed
- bit 4 **MCLRE:** Master Clear Enable bit
 1 = GP3/ \overline{MCLR} pin functions as \overline{MCLR}
 0 = GP3/ \overline{MCLR} pin functions as GP3, \overline{MCLR} internally tied to VDD
- bit 3 **\overline{CP} :** Code Protection bit
 1 = Code protection off
 0 = Code protection on
- bit 2 **WDTE:** Watchdog Timer Enable bit
 1 = WDT enabled
 0 = WDT disabled
- bit 1-0 **FOSC<1:0>:** Oscillator Selection bits
 00 = LP oscillator with 18 ms DRT
 01 = XT oscillator with 18 ms DRT
 10 = INTOSC with 1.125 ms DRT ⁽²⁾
 11 = EXTRC with 1.125 ms DRT ⁽²⁾


Note 1: Refer to the "PIC12F510 Memory Programming Specification" (DS41257) to determine how to access the Configuration Word.

2: It is the responsibility of the application designer to ensure the use of the 1.125 ms (nominal) DRT will result in acceptable operation. Refer to Electrical Specifications for VDD rise time and stability requirements for this mode of operation.

10.3.1 $\overline{\text{MCLR}}$ ENABLE

This Configuration bit, when unprogrammed (left in the '1' state), enables the external MCLR function. When programmed, the $\overline{\text{MCLR}}$ function is tied to the internal VDD and the pin is assigned to be a I/O. See Figure 10-6.

FIGURE 10-6: $\overline{\text{MCLR}}$ SELECT



10.4 Power-on Reset (POR)

The PIC12F510/16F506 devices incorporate an on-chip Power-on Reset (POR) circuitry, which provides an internal chip Reset for most power-up situations.

The on-chip POR circuit holds the chip in Reset until VDD has reached a high enough level for proper operation. The POR is active regardless of the state of the $\overline{\text{MCLR}}$ enable bit. An internal weak pull-up resistor is implemented using a transistor (refer to Table 13-3 for the pull-up resistor ranges). This will eliminate external RC components usually needed to create an external Power-on Reset. A maximum rise time for VDD is specified. See Section 13.0 "Electrical Characteristics" for details.

When the devices start normal operation (exit the Reset condition), device operating parameters (voltage, frequency, temperature,...) must be met to ensure operation. If these conditions are not met, the devices must be held in Reset until the operating parameters are met.

A simplified block diagram of the on-chip Power-on Reset circuit is shown in Figure 10-7.

The Power-on Reset circuit and the Device Reset Timer (see Section 10.5 "Device Reset Timer (DRT)") circuit are closely related. On power-up, the Reset latch is set and the DRT is reset. The DRT timer begins counting once it detects $\overline{\text{MCLR}}$, internal or external, to be high. After the time-out period, it will reset the Reset latch and thus end the on-chip Reset signal.

A power-up example where $\overline{\text{MCLR}}$ is held low is shown in Figure 10-8. VDD is allowed to rise and stabilize before bringing MCLR high. The chip will actually come out of Reset TDRT msec after $\overline{\text{MCLR}}$ goes high.

In Figure 10-9, the on-chip Power-on Reset feature is being used ($\overline{\text{MCLR}}$ and VDD are tied together or the pin is programmed to be GP3/RB3). The VDD is stable before the Start-up timer times out and there is no problem in getting a proper Reset. However, Figure 10-10 depicts a problem situation where VDD rises too slowly. The time between when the DRT senses that $\overline{\text{MCLR}}$ is high and when MCLR and VDD actually reach their full value, is too long. In this situation, when the start-up timer times out, VDD has not reached the VDD (min) value and the chip may not function correctly. For such situations, we recommend that external RC circuits be used to achieve longer POR delay times (Figure 10-9).

Note: When the devices start normal operation (exit the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

For additional information, refer to Application Notes AN522, "Power-Up Considerations" (DS00522) and AN607, "Power-up Trouble Shooting" (DS00607).

RETLW Return with Literal in W

Syntax: `[label] RETLW k`

Operands: $0 \leq k \leq 255$

Operation: $k \rightarrow (W)$;
 $TOS \rightarrow PC$

Status Affected: None

Description: The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.

SLEEP Enter SLEEP Mode

Syntax: `[label] SLEEP`

Operands: None

Operation: $00h \rightarrow WDT$;
 $0 \rightarrow WDT \text{ prescaler}$;
 $1 \rightarrow \overline{TO}$;
 $0 \rightarrow \overline{PD}$

Status Affected: \overline{TO} , \overline{PD} , RBWUF

Description: Time-out Status bit (\overline{TO}) is set. The Power-down Status bit (\overline{PD}) is cleared. RBWUF is unaffected. The WDT and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped. See **Section 10.9 "Power-Down Mode (Sleep)"** on Sleep for more details.

RLF Rotate Left f through Carry


Syntax: `[label] RLF f,d`

Operands: $0 \leq f \leq 31$
 $d \in [0,1]$

Operation: See description below

Status Affected: C

Description: The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is stored back in register 'f'.



SUBWF Subtract W from f

Syntax: `[label] SUBWF f,d`

Operands: $0 \leq f \leq 31$
 $d \in [0,1]$

Operation: $(f) - (W) \rightarrow (\text{dest})$

Status Affected: C, DC, Z

Description: Subtract (2's complement method) the W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

RRF Rotate Right f through Carry


Syntax: `[label] RRF f,d`

Operands: $0 \leq f \leq 31$
 $d \in [0,1]$

Operation: See description below

Status Affected: C

Description: The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.



SWAPF Swap Nibbles in f

Syntax: `[label] SWAPF f,d`

Operands: $0 \leq f \leq 31$
 $d \in [0,1]$

Operation: $(f<3:0>) \rightarrow (\text{dest}<7:4>)$;
 $(f<7:4>) \rightarrow (\text{dest}<3:0>)$

Status Affected: None

Description: The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in W register. If 'd' is '1', the result is placed in register 'f'.

PIC12F510/16F506

12.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

12.12 PICkit 2 Development Programmer

The PICkit™ 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC™ Lite C compiler, and is designed to help get up to speed quickly using PIC® microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

12.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM™ and dsPICDEM™ demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ® security ICs, CAN, IrDA®, PowerSmart® battery management, SEEVAL® evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) and the latest "Product Selector Guide" (DS00148) for the complete list of demonstration, development and evaluation kits.

PIC12F510/16F506

13.4 Timing Parameter Symbolology and Load Conditions

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS
2. TppS

T	F Frequency	T Time
----------	-------------	--------

Lowercase (pp) and their meanings:

pp	2 To	mc $\overline{\text{MCLR}}$
ck	CLKOUT	osc Oscillator
cy	Cycle Time	os OSC1
drt	Device Reset Timer	t0 T0CKI
io	I/O port	wdt Watchdog Timer

Uppercase letters and their meanings:

S	F Fall	P Period
H	High	R Rise
I	Invalid (high-impedance)	V Valid
L	Low	Z High-impedance

FIGURE 13-5: LOAD CONDITIONS





FIGURE 13-6: EXTERNAL CLOCK TIMING



PIC12F510/16F506

NOTES:

PIC12F510/16F506

NOTES:

INDEX

A

ALU	9
Assembler	
MPASM Assembler	80

B

Block Diagram	
Comparator for the PIC12F510	46
Comparator for the PIC16F506	46
On-Chip Reset Circuit	64
Timer0	39
TMR0/WDT Prescaler	42
Watchdog Timer	67
Brown-Out Protection Circuit	68

C

C Compilers	
MPLAB C18	80
MPLAB C30	80
Carry	9
Clocking Scheme	14
Code Protection	55, 69
Configuration Bits	55
Configuration Word (PIC12F510)	56
Configuration Word (PIC16F506)	57
Customer Change Notification Service	108
Customer Notification Service	108
Customer Support	108

D

DC	88
DC Characteristics (Extended)	87
DC Characteristics (Industrial)	86
DC Characteristics (Industrial, Extended)	88
Development Support	79
Digit Carry	9

E

Errata	3
--------------	---

F

Family of Devices	
PIC12F510/16F506	5
FSR	24

I

I/O Interfacing	27
I/O Ports	27
I/O Programming Considerations	37
ID Locations	55, 69
INDF	24
Indirect Data Addressing	24
Instruction Cycle	14
Instruction Flow/Pipelining	14
Instruction Set Summary	72
Internet Address	108

L

Loading of PC	23
---------------------	----

M

Memory Organization	15
Data Memory	16
Program Memory (PIC12F510/16F506)	15
Microchip Internet Web Site	108
MPLAB ASM30 Assembler, Linker, Librarian	80
MPLAB ICD 2 In-Circuit Debugger	81
MPLAB ICE 2000 High-Performance Universal	
In-Circuit Emulator	81
MPLAB ICE 4000 High-Performance Universal	
In-Circuit Emulator	81
MPLAB Integrated Development Environment Software	79
MPLAB PM3 Device Programmer	81
MPLINK Object Linker/MPLIB Object Librarian	80

O

OPTION Register	20
OSC Selection	55
OSCCAL Register	22
Oscillator Configurations	58
Oscillator Types	
HS	58
LP	58
RC	58
XT	58

P

PIC12F510/16F506 Device Varieties	7
PICSTART Plus Development Programmer	82
POR	
Device Reset Timer (DRT)	55, 66
PD	68
Power-on Reset (POR)	55
TO	68
PORTB	27
Power-down Mode	69
Prescaler	41
Program Counter	23

Q

Q cycles	14
----------------	----

R

RC Oscillator	59
Reader Response	109
Read-Modify-Write	37
Register File Map	
PIC12F510	16
PIC16F506	16
Registers	
Special Function	17
Reset	55
Reset on Brown-Out	68

S

Sleep	55, 69
Software Simulator (MPLAB SIM)	80
Special Features of the CPU	55
Special Function Registers	17
Stack	23
STATUS Register	9, 18, 51