



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	5
Program Memory Size	1.5KB (1K x 12)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	38 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 4x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	8-SOIC (0.154", 3.90mm Width)
Supplier Device Package	8-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic12f510t-i-sn

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, rfPIC and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, Linear Active Thermistor, Migratable Memory, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.


All other trademarks mentioned herein are property of their respective companies.

© 2007, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.





4.0 MEMORY ORGANIZATION

The PIC12F510/16F506 memories are organized into program memory and data memory. For devices with more than 512 bytes of program memory, a paging scheme is used. Program memory pages are accessed using STATUS register bit PA0. For the PIC12F510 and PIC16F506, with data memory register files of more than 32 registers, a banking scheme is used. Data memory banks are accessed using the File Select Register (FSR).


4.1 Program Memory Organization for the PIC12F510/16F506

The PIC12F510/16F506 devices have a 10-bit Program Counter (PC) capable of addressing a 2K x 12 program memory space.

Only the first 1K x 12 (0000h-03FFh) are physically implemented (see Figure 4-1). Accessing a location above these boundaries will cause a wraparound within the 1K x 12 space. The effective Reset vector is a 0000h (see Figure 4-1). Location 03FFh contains the internal clock oscillator calibration value. This value should never be overwritten.

FIGURE 4-1:

PROGRAM MEMORY MAP AND STACK FOR THE PIC12F510/16F506



4.4 **OPTION Register**

The OPTION register is a 8-bit wide, write-only register, that contains various control bits to configure the Timer0/WDT prescaler and Timer0.

By executing the OPTION instruction, the contents of the W register will be transferred to the OPTION register. A Reset sets the OPTION<7:0> bits.


- Note 1: If TRIS bit is set to '0', the wake-up on change and pull-up functions are disabled for that pin (i.e., note that TRIS overrides Option control of GPPU/RBPU and GPWU/RBWU).
 - **2:** If the TOCS bit is set to '1', it will override the TRIS function on the TOCKI pin.


REGISTER 4-3: OPTION_REG: OPTION REGISTER (PIC12F510)


W-1	W-1	W-1	W-1	W-1	W-1	W-1	W-1
GPWU	GPPU	TOCS	TOSE	PSA	PS2	PS1	PS0
bit 7							bit 0

Legend:					
R = Readable bit W =		W = Writable bit		= Unimplemented bit	, read as '0'
-n = Value	at POR '1' =	Bit is set	'0'	= Bit is cleared	x = Bit is unknown
bit 7	GPWU: Enable Wake-u 1 = Disabled 0 = Enabled	p On Pin Chang	e bit (GP0, GP	1, GP3)	
bit 6	GPPU: Enable Weak Pu 1 = Disabled 0 = Enabled	ull-Ups bit (GP0,	GP1, GP3)		
bit 5	TOCS: Timer0 Clock So 1 = Transition on TOCI 0 = Internal instruction	KI pin	KOUT)		
bit 4	T0SE: Timer0 Source E 1 = Increment on high 0 = Increment on low-1	-to-low transition			
bit 3	 PSA: Prescaler Assignr 1 = Prescaler assigner 0 = Prescaler assigner 	d to the WDT			
bit 2-0	PS<2:0>: Prescaler Rat	e Select bits			
	Bit Value	Timer0 Rate	WDT Rate		
	000 001 010 011 100 101 110 111	1:2 1:4 1:8 1:16 1:32 1:64 1:128 1:256	1 : 1 1 : 2 1 : 4 1 : 8 1 : 16 1 : 32 1 : 64 1 : 128		

FIGURE 5-6: BLOCK DIAGRAM OF RB4







ABLE 5-6: REQUIREMENTS FOR DIGITAL PIN OPERATION (PIC16F506 PORTB)(1), (2)										
	RB0	RB0	RB0	RB1	RB1	RB2	RB2	RB3	RB4	RB5
CM1CON0										
C1ON	—	0	1	0	1	0	1		—	_
C1PREF	_	_	0				_			
C1NREF	—	_	_	—	0		_	_	—	
C1T0CS	—	_		_	—		_		—	_
C1OUTEN	—	_		_	—	—	1	—	_	_
CM2CON0										
C2ON	1	—	—	—	—	_	_		—	_
C2PREF1	0	_	_	_	_		_	_	—	
C2PREF2	1	—	_	_	—	_	—	_	—	_
C2NREF	—	_	—	_	—		_	_	—	_
C2OUTEN	—	_	_	_	_	_	_	_	-	_
OPTION										
TOCS	—					_			—	
ADCON0										
ANS<1:0>	00, 01	00,01	00,01	00,01,10	00,01,10	00	00	_	—	
CONFIG										
MCLRE	—	—	—	—	—			0	—	_
INTOSC	—	_	—	_	—		_	_	—	_
LP	_	_	_	_	_		_	_	Disabled	Disabled
EXTRC		—	_	_	—	_	—	_	—	Disabled
ХТ							—	—	Disabled	Disabled
EC		—	—		—	_	—	—	—	Disabled
HS		—		—	—	_	—	—	Disabled	Disabled
INTOSC CLKOUT		—	—	—	—	_	—	—		Disabled
EXTRC CLOCKOUT	—	—		—		_			Disabled	Disabled

TABLE 5-6: REQUIREMENTS FOR DIGITAL PIN OPERATION (PIC16F506 PORTB)^{(1), (2)}

Note 1: Multiple column entries for a pin demonstrate the different permutations to arrive at digital functionality for the pin.

2: Shaded cells indicate the bit status does not affect the pins digital functionality.

TABLE 5-7: REQUIREMENTS FOR DIGITAL PIN OPERATION (PIC16F506 PORTC)^{(1), (2)}

						•			,	
	RC0	RC0	RC1	RC1	RC2	RC3	RC4	RC4	RC5	RC5
CM2CON0										
C2ON	0	1	0	1			0	1		
C2PREF1		0			_				_	
C2PREF2	—	0	—		—	—	—	—	—	—
C2NREF	—	—	—	0	—	—	—	—	—	—
C2OUTEN		—	_	_	_	_	_	1	_	
VRCON0			•							
VROE					0				_	
OPTION	•	-	•	•						
TOCS	—	—	—		_	—	_	—	0	—
Note 1: Multiple	column entr	ies for a r	in demon	strata tha	different	normutati	one to arri	ve at digit	al function	nality for

Note 1: Multiple column entries for a pin demonstrate the different permutations to arrive at digital functionality for the pin.

2: Shaded cells indicate the bit status does not affect the pins digital functionality.

6.1 Using Timer0 With An External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.


6.1.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of an external clock with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-4). Therefore, it is necessary for TOCKI or the comparator output to be high for at least 2Tosc (and a small RC delay of 2Tt0H) and low for at least 2Tosc (and a small RC delay of 2Tt0H). Refer to the electrical specification of the desired device. When a prescaler is used, the external clock input is divided by the asynchronous ripple counter-type prescaler, so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple counter must be taken into account. Therefore, it is necessary for TOCKI or the comparator output to have a period of at least 4Tosc (and a small RC delay of 4Tt0H) divided by the prescaler value. The only requirement on TOCKI or the comparator output high and low time is that they do not violate the minimum pulse width requirement of Tt0H. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

6.1.2 TIMER0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 6-4 shows the delay from the external clock edge to the timer incrementing.





6.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module or as a postscaler for the Watchdog Timer (WDT), respectively (see Figure 10-12). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet.

Note:	The prescaler may be used by either the						
	Timer0 module or the WDT, but not both.						
	Thus, a prescaler assignment for the						
	Timer0 module means that there is no						
	prescaler for the WDT and vice-versa.						

The PSA and PS<2:0> bits (OPTION<3:0>) determine prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x, etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT. The prescaler is neither readable nor writable. On a Reset, the prescaler contains all '0's.

6.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on-the-fly" during program execution). To avoid an unintended device Reset, the following instruction sequence (Example 6-1) must be executed when changing the prescaler assignment from Timer0 to the WDT.


EXAMPLE 6-1: CHANGING PRESCALER (TIMER0 \rightarrow WDT)

	•	
CLRWDT		;Clear WDT
CLRF	TMR0	;Clear TMR0 & Prescaler
MOVLW	`00xx1111'b	;These 3 lines (5, 6, 7)
OPTION		;are required only if
		;desired
CLRWDT		;PS<2:0> are 000 or 001
MOVLW	`00xx1xxx'b	;Set Postscaler to
OPTION		;desired WDT rate

To change prescaler from the WDT to the Timer0 module, use the sequence shown in Example 6-2. This sequence must be used even if the WDT is disabled. A CLRWDT instruction should be executed before switching the prescaler.

EXAMPLE 6-2:	CHANGING PRESCALER				
	(WDT→TIMER0)				

CLRWDT		;Clear WDT and
		;prescaler
MOVLW	`xxx0xxx'	;Select TMR0, new
		;prescale value and
		;clock source
OPTION		



3: Bit C1T0CS is located in the CM1CON0 register.

R-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
C10U	T C1OUTEN	C1POL	C1T0CS	C10N	C1NREF	C1PREF	C1WU
bit 7							bit (
Legend:							
R = Reada		W = Writable			mented bit, rea		
-n = Value	at POR	'1' = Bit is set	t	'0' = Bit is cle	eared	x = Bit is unkn	own
bit 7	C1OUT: Com	parator Output	t bit				
	1 = VIN + > VII	-					
	0 = VIN + < VII			(4) (2)			
bit 6		Comparator Ou					
		comparator is comparator is			pin		
bit 5	•	parator Output	•	•			
DIUD		comparator is	•				
		comparator is					
bit 4	C1T0CS: Cor	nparator TMR	Clock Source	e bit ⁽²⁾			
	1 = TMR0 clo	ck source sele	cted by T0CS	control bit			
	0 = Compara	tor output used	d as TMR0 clo	ck source			
bit 3		arator Enable	bit				
	1 = Compara						
	0 = Compara			2 1 1 1 1 (2)			
bit 2	1 = C1IN- pin	mparator Nega	ative Reference	e Select bit(-)			
	0 = 0.6V inter						
bit 1		mparator Posit	ive Reference	Select bit ⁽²⁾			
	1 = C1IN + pir						
	0 = C1IN- pin						
bit 0		barator Wake-u					
		On Comparato					
	•	On Comparato	•	nabled			
Note 1:	Overrides T0CS b						
2:	When comparator precedence.	is turned on, th	nese control bi	its assert them	iselves. Otherw	use, the other re	gisters have

REGISTER 7-2: CM1CON0: COMPARATOR C1 CONTROL REGISTER (PIC16F506)

		-			-	B 4			
R-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
C2OU	T C2OUTEN	C2POL	C2PREF2	C2ON	C2NREF	C2PREF1	C2WU		
bit 7							bit 0		
Legend:									
R = Reada	able bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'			
-n = Value	e at POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkn	own		
bit 7	C2OUT: Com	parator Output	t bit						
	1 = VIN + > VII	-							
	0 = VIN + < VII	-							
bit 6			tput Enable bit						
			NOT placed o		pin				
	•	•	placed in the (C2001 pin					
bit 5		parator Outpu	,						
		comparator no							
L:1 4	•	comparator in		$C_{alact bit}(2)$					
bit 4			itive Reference	e Select Ditt-					
	1 = C1IN+ pir 0 = C2IN- pin								
bit 3	•	arator Enable	bit						
bit 0	1 = Comparat		bit						
	0 = Comparat								
bit 2	C2NREF: Co	mparator Nega	ative Reference	e Select bit ⁽²⁾					
	1 = C2IN- pin								
	0 = CVREF								
bit 1	C2PREF1: C	omparator Pos	itive Reference	e Select bit ⁽²⁾					
	1 = C2IN+ pir								
	0 = C2PREF2	2 controls anal	og input select	ion					
bit 0	C2WU: Comp	barator Wake-ι	ıp on Change I	Enable bit ⁽²⁾					
			r change is dis						
	•	-	r change is en	abled.					
Note 1:	Overrides TOCS b								
2:	When comparator precedence.	When comparator is turned on, these control bits assert themselves. Otherwise, the other registers have recedence.							

REGISTER 7-3: CM2CON0: COMPARATOR C2 CONTROL REGISTER (PIC16F506)

10.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits that deal with the needs of realtime applications. The PIC12F510/16F506 microcontrollers have a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide powersaving operating modes and offer code protection. These features are:


- Oscillator Selection
- · Reset:
 - Power-on Reset (POR)
 - Device Reset Timer (DRT)
 - Wake-up from Sleep on Pin Change
- Watchdog Timer (WDT)
- Sleep
- Code Protection
- · ID Locations
- In-Circuit Serial Programming[™] (ICSP[™])
- · Clock Out

The PIC12F510/16F506 devices have a Watchdog Timer, which can be shut off only through Configuration bit WDTE. It runs off of its own RC oscillator for added reliability. If using HS (PIC16F506), XT or LP selectable oscillator options, there is always a delay, provided by the Device Reset Timer (DRT), intended to keep the chip in Reset until the crystal oscillator is stable. If using INTOSC, EXTRC or EC there is an 1.125 ms (nominal) delay only on VDD power-up. With this timer on-chip, most applications need no external Reset circuitry.

The Sleep mode is designed to offer a very low-current Power-Down mode. The user can wake-up from Sleep through a change-on-input pin or through a Watchdog Timer time-out. Several oscillator options are also made available to allow the part to fit the application, including an internal 4/8 MHz oscillator. The EXTRC oscillator option saves system cost while the LP crystal option saves power. A set of Configuration bits are used to select various options.

10.1 Configuration Bits

The PIC12F510/16F506 Configuration Words consist of 12 bits. Configuration bits can be programmed to select various device configurations. Three bits are for the selection of the oscillator type; (two bits on the PIC12F510), one bit is the Watchdog Timer enable bit, one bit is the MCLR enable bit and one bit is for code protection (Register 10-1, Register 10-2).



TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): SLOW VDD RISE FIGURE 10-10:

10.5 Device Reset Timer (DRT)

On the PIC12F510/16F506 devices, the DRT runs any time the device is powered up. DRT runs from Reset and varies based on oscillator selection and Reset type (see Table 10-6).

The DRT operates from a free running on-chip oscillator that is separate from INTOSC. The processor is kept in Reset as long as the DRT is active. The DRT delay allows VDD to rise above VDD minimum and for the oscillator to stabilize.

Oscillator circuits, based on crystals or ceramic resonators, require a certain time after power-up to establish a stable oscillation. The on-chip DRT keeps the devices in a Reset for a set period, as stated in Table 10-6, after MCLR has reached a logic high (VIH MCLR) level. Programming (GP3/RB3)/MCLR/VPP as MCLR and using an external RC network connected to the MCLR input is not required in most cases. This allows savings in cost-sensitive and/or space restricted applications, as well as allowing the use of the (GP3/RB3)/MCLR/ VPP pin as a general purpose input.

The DRT delays will vary from chip-to-chip due to VDD, temperature and process variation. See AC parameters for details.

The DRT will also be triggered upon a Watchdog Timer time-out from Sleep. This is particularly important for applications using the WDT to wake from Sleep mode automatically.

Reset sources are POR, MCLR, WDT time-out, Wakeup on Pin Change and Wake-up on Comparator Change. See Section 10.9.2 "Wake-up from Sleep Reset", Notes 1, 2 and 3.

10.6 Watchdog Timer (WDT)

The Watchdog Timer (WDT) is a free running on-chip RC oscillator that does not require any external components. This RC oscillator is separate from the external RC oscillator of the (GP5/RB5)/OSC1/CLKIN pin and the internal 4/8 MHz oscillator. This means that the WDT will run even if the main processor clock has been stopped, for example, by execution of a SLEEP instruction. During normal operation or Sleep, a WDT Reset or wake-up Reset generates a device Reset.

The $\overline{\text{TO}}$ bit (STATUS<4>) will be cleared upon a Watchdog Timer Reset.

The WDT can be permanently disabled by programming the configuration WDTE as a '0' (see **Section 10.1 "Configuration Bits"**). Refer to the PIC12F510/16F506 Programming Specifications to determine how to access the Configuration Word.

TABLE 10-6:TYPICAL DRT PERIODS

Oscillator Configuration	POR Reset	Subsequent Resets
LP	18 ms	18 ms
хт	18 ms	18 ms
HS ⁽¹⁾	18 ms	18 ms
EC ⁽¹⁾	1.125 ms	10 µs
INTOSC	1.125 ms	10 µs
EXTRC	1.125 ms	10 µs

Note 1: PIC16F506 only

Note: It is the responsibility of the application designer to ensure the use of the 1.125 ms nominal DRT will result in acceptable operation. Refer to Electrical Specifications for VDD rise time and stability requirements for this mode of operation.

10.6.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms (with no prescaler). If a longer time-out period is desired, a prescaler with a divisor ratio of up to 1:128 can be assigned to the WDT (under software control) by writing to the OPTION register. Thus, a time-out period of a nominal 2.3 seconds can be realized. These periods vary with temperature, VDD and part-to-part process variations (see DC specs).

Under worst-case conditions (VDD = Min., Temperature = Max., max. WDT prescaler), it may take several seconds before a WDT time-out occurs.

10.6.2 WDT PROGRAMMING CONSIDERATIONS

The CLRWDT instruction clears the WDT and the postscaler, if assigned to the WDT, and prevents it from timing out and generating a device Reset.

The SLEEP instruction resets the WDT and the postscaler, if assigned to the WDT. This gives the maximum Sleep time before a WDT wake-up Reset.






TABLE 10-7: SUMMARY OF REGISTERS ASSOCIATED WITH THE WATCHDOG TIMER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on All Other Resets
N/A	OPTION ⁽¹⁾	GPWU	GPPU	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
N/A	OPTION ⁽²⁾	RBWU	RBPU	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: Shaded boxes = Not used by Watchdog Timer. - = unimplemented, read as '0', u = unchanged.

Note 1: PIC12F510 only.

2: PIC16F506 only.

IORWF	Inclusive OR W with f						
Syntax:	[<i>label</i>] IORWF f,d						
Operands:	$\begin{array}{l} 0\leq f\leq 31\\ d\in \ [0,1] \end{array}$						
Operation:	(W).OR. (f) \rightarrow (dest)						
Status Affected:	Z						
Description:	Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.						

MOVWF	Move W to f							
Syntax:	[<i>label</i>] MOVWF f							
Operands:	$0 \le f \le 31$							
Operation:	$(W) \rightarrow (f)$							
Status Affected:	None							
Description:	Move data from the W register to register 'f'.							

MOVF	Move f						
Syntax:	[<i>label</i>] MOVF f,d						
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1\right] \end{array}$						
Operation:	$(f) \rightarrow (dest)$						
Status Affected:	Z						
Description:	The contents of register 'f' are moved to destination 'd'. If 'd' is '0', destination is the W register. If 'd' is '1', the destination is file register 'f'. 'd' = 1 is useful as a test of a file register, since Status flag Z is affected.						

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.

MOVLW	Move Literal to W						
Syntax:	[<i>label</i>] MOVLW k						
Operands:	$0 \le k \le 255$						
Operation:	$k \rightarrow (W)$						
Status Affected:	None						
Description:	The eight-bit literal 'k' is loaded into the W register. The "don't cares" will be assembled as '0's.						

OPTION	Load OPTION Register						
Syntax:	[label] Option						
Operands:	None						
Operation:	$(W) \rightarrow Option$						
Status Affected:	None						
Description:	The content of the W register is loaded into the OPTION register.						




FIGURE 13-4: MAXIMUM OSCILLATOR FREQUENCY TABLE (PIC16F506)






TABLE 13-5: CALIBRATED INTERNAL RC FREQUENCIES


			Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial), $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended)						
Param No. Sym Characteristic		Freq. Tolerance	Min	Typ ⁽¹⁾	Max*	Units	Conditions		
F10	Fosc	Internal Calibrated INTOSC Frequency ⁽¹⁾	±1% ±2% ±5%	7.92 7.84 7.60	8.00 8.00 8.00	8.08 8.16 8.40	MHz	$ \begin{array}{l} \mbox{VdD} = 3.5 \mbox{V TA} = 25 \mbox{°C} \\ 2.5 \mbox{V } \leq \mbox{VdD} \leq 5.5 \mbox{V} \\ 0^{\circ} \mbox{C} \leq \mbox{Ta} \leq +85 \mbox{°C} \\ 2.0 \mbox{V} \leq \mbox{VdD} \leq 5.5 \mbox{V} \\ -40 \mbox{°C} \leq \mbox{Ta} \leq +85 \mbox{°C} (\mbox{Ind.}) \\ -40 \mbox{°C} \leq \mbox{Ta} \leq +125 \mbox{°C} (\mbox{Ext.}) \\ \end{array} $	

* These parameters are characterized but not tested.


Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.












8-Lead Plastic Dual Flat, No Lead Package (MC) – 2x3x0.9 mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
	MIN	NOM	MAX			
Number of Pins		8				
Pitch	е	0.50 BSC				
Overall Height	A	0.80	0.90	1.00		
Standoff	A1	0.00	0.02	0.05		
Contact Thickness	A3	0.20 REF				
Overall Length	D	2.00 BSC				
Overall Width	E	3.00 BSC				
Exposed Pad Length	D2	1.30	-	1.75		
Exposed Pad Width	E2	1.50	-	1.90		
Contact Width	b	0.18	0.25	0.30		
Contact Length	L	0.30	0.40	0.50		
Contact-to-Exposed Pad		0.20	-	-		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-123B