# E·XFL



Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

2014110	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	11
Program Memory Size	1.5KB (1K x 12)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	67 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 4x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	14-SOIC (0.154", 3.90mm Width)
Supplier Device Package	14-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f506t-i-sl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 2.0 PIC12F510/16F506 DEVICE VARIETIES

A variety of packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in this section. When placing orders, please use the PIC12F510/16F506 Product Identification System at the back of this data sheet to specify the correct part number.

### 2.1 Quick Turn Programming (QTP) Devices

Microchip offers a QTP programming service for factory production orders. This service is made available for users who choose not to program medium-to-high quantity units and whose code patterns have stabilized. The devices are identical to the Flash devices, but with all Flash locations and fuse options already programmed by the factory. Certain code and prototype verification procedures do apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

### 2.2 Serialized Quick Turn Programming<sup>SM</sup> (SQTP<sup>SM</sup>) Devices

Microchip offers a unique programming service, where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number, which can serve as an entry code, password or ID number.

Name	Function	Input Type	Output Type	Description
RB0/AN0/C1IN+/ICSPDAT	RB0	TTL	CMOS	Bidirectional I/O port. Can be software pro- grammed for internal weak pull-up and wake-up from Sleep on pin change.
	AN0	AN	—	ADC channel input.
	C1IN+	AN	—	Comparator 1 input.
	ICSPDAT	ST	CMOS	In-Circuit Serial Programming data pin.
RB1/AN1/C1IN-/ICSPCLK	RB1	TTL	CMOS	Bidirectional I/O port. Can be software pro- grammed for internal weak pull-up and wake-up from Sleep on pin change.
	AN1	AN		ADC channel input.
	C1IN-	AN		Comparator 1 input.
	ICSPCLK	ST	_	In-Circuit Serial Programming clock pin.
RB2/AN2/C1OUT	RB2	TTL	CMOS	Bidirectional I/O port.
	AN2	AN		ADC channel input.
	C10UT	_	CMOS	Comparator 1 output.
RB3/MCLR/Vpp	RB3	TTL	_	Standard TTL input. Can be software programmed for internal weak pull-up and wake-up from Sleep on pin change.
	MCLR	ST	—	MCLR input – weak pull-up always enabled in this mode.
	Vpp	HV		Programming voltage input.
RB4/OSC2/CLKOUT	RB4	TTL	CMOS	Bidirectional I/O port. Can be software pro- grammed for internal weak pull-up and wake-up from Sleep on pin change.
	OSC2	_	XTAL	XTAL oscillator output pin.
	CLKOUT	_	CMOS	EXTRC/INTOSC CLKOUT pin (Fosc/4).
RB5/OSC1/CLKIN	RB5	TTL	CMOS	Bidirectional I/O port.
	OSC1	XTAL	_	XTAL oscillator input pin.
	CLKIN	ST	_	EXTRC/EC Schmitt Trigger input.
RC0/C2IN+	RC0	TTL	CMOS	Bidirectional I/O port.
	C2IN+	AN	_	Comparator 2 input.
RC1/C2IN-	RC1	TTL	CMOS	Bidirectional I/O port.
	C2IN-	AN	_	Comparator 2 input.
RC2/CVREF	RC2	TTL	CMOS	Bidirectional I/O port.
	CVREF		AN	Programmable Voltage Reference output.
RC3	RC3	TTL	CMOS	Bidirectional I/O port.
RC4/C2OUT	RC4	TTL	CMOS	Bidirectional I/O port.
	C2OUT		CMOS	Comparator 2 output.
RC5/T0CKI	RC5	TTL	CMOS	Bidirectional I/O port.
	T0CKI	ST	_	Timer0 clock input.
Vdd	Vdd	Р		Positive supply for logic and I/O pins.
Vss	Vss	Р	_	Ground reference for logic and I/O pins.

TABLE 3-3: PIN DESCRIPTIONS – PIC16F506

**Legend:** I = input, O = output, I/O = input/output, P = power, — = Not Used, TTL = TTL input, ST = Schmitt Trigger input, AN = Analog Voltage, HV = High Voltage

### 4.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral functions to control the operation of the device (see Table 4-1).

The Special Function Registers can be classified into two sets. The Special Function Registers associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section for each peripheral feature.

TABLE 4-1: SP	ECIAL FUNCTION REGISTER SUMMARY – PIC12F510
---------------	---

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset		
N/A	TRIS	I/O Control	O Control Registers (TRISGPIO)									
N/A	OPTION	Contains co	ontains control bits to configure Timer0 and Timer0/WDT Prescaler									
00h	INDF	Uses conte	ses contents of FSR to address data memory (not a physical register)									
01h	TMR0	Timer0 Mod	Fimer0 Module Register									
02h <sup>(1)</sup>	PCL	Low Order 8	Low Order 8 bits of PC									
03h	STATUS	GPWUF	CWUF	PA0	TO	PD	Z	DC	С	0001 1xxx		
04h	FSR	Indirect Dat	a Memory Ad	dress Point	er					110x xxxx		
05h	OSCCAL	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0		1111 111-		
06h	GPIO	—	_	GP5	GP4	GP3	GP2	GP1	GP0	xx xxxx		
07h	CM1CON0	C10UT	C10UT C10UTEN C1POL C1TOCS C10N C1NREF C1PREF C1WU									
08h	ADCON0	ANS1	ANS1 ANS0 ADCS1 ADCS0 CHS1 CHS0 GO/DONE ADON									
09h	ADRES	ADC Conve	rsion Result							xxxx xxxx		

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0' (if applicable). Shaded cells = unimplemented or unused.

Note 1: The upper byte of the Program Counter is not directly accessible. See Section 4.6 "Program Counter" for an explanation of how to access these bits.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset		
N/A	TRIS	I/O Control	Registers (TR	ISB, TRISC	;)					11 1111		
N/A	OPTION	Contains co	ontrol bits to co	onfigure Tim	er0 and Time	r0/WDT Pre	scaler			1111 1111		
00h	INDF	Uses conte	nts of FSR to	address dat	a memory (no	t a physical	register)			xxxx xxxx		
01h	TMR0	Timer0 Mod	ner0 Module Register									
02h <sup>(1)</sup>	PCL	Low Order	ow Order 8 bits of PC									
03h	STATUS	RBWUF	BWUF CWUF PA0 TO PD Z DC C C									
04h	FSR	Indirect Dat	Indirect Data Memory Address Pointer									
05h	OSCCAL	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	—	1111 111-		
06h	PORTB	_	_	RB5	RB4	RB3	RB2	RB1	RB0	xx xxxx		
07h	PORTC	—	_	RC5	RC4	RC3	RC2	RC1	RC0	xx xxxx		
08h	CM1CON0	C10UT	C10UTEN	C1POL	C1T0CS	C10N	C1NREF	C1PREF	C1WU	1111 1111		
09h	ADCON0	ANS1	ANS0	ADCS1	ADCS0	CHS1	CHS0	GO/DONE	ADON	1111 1100		
0Ah	ADRES	ADC Conve	ersion Result							xxxx xxxx		
0Bh	CM2CON0	C2OUT	C2OUTEN	C2POL	C2PREF2	C2ON	C2NREF	C2PREF1	C2WU	1111 1111		
0Ch	VRCON	VREN	VROE	VRR	(2)	VR3	VR2	VR1	VR0	0011 1111		

### TABLE 4-2: SPECIAL FUNCTION REGISTER SUMMARY – PIC16F506

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0' (if applicable). Shaded cells = unimplemented or unused.
 Note 1: The upper byte of the Program Counter is not directly accessible. See Section 4.6 "Program Counter" for an explanation of how to access these bits.

2: Unimplemented bit VRCON<4> read as '1'.

### 4.3 STATUS Register

This register contains the arithmetic status of the ALU, the Reset status and the page preselect bit.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS, will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

Therefore, it is recommended that only BCF, BSF and MOVWF instructions be used to alter the STATUS register. These instructions do not affect the Z, DC or C bits from the STATUS register. For other instructions which do affect Status bits, see **Section 11.0 "Instruction Set Summary"**.

### TABLE 5-1: SUMMARY OF PORT REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on All Other Resets
N/A	TRISGPIO <sup>(1)</sup>			I/O Contr	ol Registe	r				11 1111	11 1111
N/A	TRISB <sup>(2)</sup>	_	—	I/O Control Register					11 1111	11 1111	
N/A	TRISC <sup>(2)</sup>	_	—	I/O Control Register					11 1111	11 1111	
N/A	OPTION <sup>(1)</sup>	GPWU	GPPU	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
N/A	OPTION <sup>(2)</sup>	RBWU	RBPU	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
03h	STATUS <sup>(1)</sup>	GPWUF	CWUF	PA0	TO	PD	Z	DC	С	0001 1xxx	qq0q quuu <b>(3)</b>
03h	STATUS <sup>(2)</sup>	RBWUF	CWUF	PA0	TO	PD	Z	DC	С	0001 1xxx	qq0q quuu <sup>(3)</sup>
06h	GPIO <sup>(1)</sup>	_	_	GP5	GP4	GP3	GP2	GP1	GP0	xx xxxx	uu uuuu
06h	PORTB <sup>(2)</sup>	—	—	RB5	RB4	RB3	RB2	RB1	RB0	xx xxxx	uu uuuu
07h	PORTC <sup>(2)</sup>	_		RC5	RC4	RC3	RC2	RC1	RC0	xx xxxx	uu uuuu

 $\label{eq:logend: Legend: Legend: -= unimplemented read as `0', x = unknown, u = unchanged, q = depends on condition.$ 

Note 1: PIC12F510 only.

2: PIC16F506 only.

3: If Reset was due to wake-up on pin change, then bit 7 = 1. All other Resets will cause bit 7 = 0.

### TABLE 5-2: I/O PIN FUNCTION ORDER OF PRECEDENCE (PIC16F506)

Priority	RB0	RB1	RB2	RB3	RB4	RB5
1	AN0/C1IN+	AN1/C1IN-	AN2	Input/MCLR	OSC2/CLKOUT	OSC1/CLKIN
2	TRISB	TRISB	C10UT	—	TRISB	TRISB
3	_		TRISB	_	_	

### TABLE 5-3: I/O PIN FUNCTION ORDER OF PRECEDENCE (PIC16F506)

Priority	RC0	RC1	RC2	RC3	RC4	RC5
1	C2IN+	C2IN-	CVREF	TRISC	C2OUT	TOCKI
2	TRISC	TRISC	TRISC		TRISC	TRISC

### TABLE 5-4:I/O PIN FUNCTION ORDER OF PRECEDENCE (PIC12F510)

Priority	GP0	GP1	GP2	GP3	GP4	GP5
1	AN0/C1IN+	AN1/C1IN-	AN2	Input/MCLR	OSC2	OSC1/CLKIN
2	TRISIO	TRISIO	C10UT	_	TRISIO	TRISIO
3	_	—	TOCKI	_	_	_
4		—	TRISIO	—	_	_

## PIC12F510/16F506

#### FIGURE 6-2: TIMER0 TIMING: INTERNAL CLOCK/NO PRESCALE

PC (Program Counter) Instruction Fetch	Q1 Q2 Q3 Q4 (	<u>Х РС </u>	( PC + 1	PC + 2	Y PC + 3	PC + 4	Q1 Q2 Q3 Q4 ( <u>PC+5</u> ) MOVF TMR0,W	Q1 Q2 Q3 Q4; X PC + 6
Timer0 Instruction Executed	()	Τ0 + 1 )	T0 + 2) Write TMR0 executed	Read TMR0 reads NT0	NT0 Read TMR0 reads NT0	Read TMR0 reads NT0	NT0 + 1)	NT0 + 2 Read TMR0 reads NT0 + 2

#### FIGURE 6-3: TIMER0 TIMING: INTERNAL CLOCK/PRESCALE 1:2

(Program Counter)	( PC - 1		↓ Q1 Q2 Q3 Q4 X PC + 1	PC + 2	PC + 3	PC + 4	PC+5	( PC + 6 )
Instruction Fetch	, ! !	MOVWF TMR0	MOVF TMR0,W	MOVF TMR0,W	MOVF TMR0,W	MOVF TMR0,W	MOVF TMR0,W	,,,
Timer0	χ	T0 + 1		, , ,	NT0			NT0 + 1
Instruction Executed	1 1 1				Read TMR0		Read TMR0	
	1	•	Write TMR0 executed	Read TMR0 reads NT0	reads NT0	Read TMR0 reads NT0		Read TMR0 reads NT0 + 2

#### TABLE 6-1: **REGISTERS ASSOCIATED WITH TIMER0**

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on All Other Resets
01h	TMR0	Timer0 – 8	8-bit Real-Time	e Clock/Co	unter			XXXX XXXX	uuuu uuuu		
07h	CM1CON0 <sup>(2)</sup>	C10UT	C10UTEN	C1POL	C1T0CS	C10N	C1NREF	C1PREF	C1WU	1111 1111	uuuu uuuu
08h	CM1CON0 <sup>(3)</sup>	C10UT	C10UTEN	C1POL	C1T0CS	C10N	C1NREF	C1PREF	C1WU	1111 1111	uuuu uuuu
N/A	OPTION	GPWU	GPPU	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
N/A	TRISGPIO <sup>(1)</sup>	_	_	I/O Contr	ol Register					1111	11 1111

**Shaded cells not used by Timer0**, - = unimplemented, x = unknown, u = unchanged. **Note 1:** The TRIS of the TOCKI pin is overridden when TOCS = 1. Legend:

2: For PIC12F510.

3: For PIC16F506.

### 6.1 Using Timer0 With An External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.


### 6.1.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of an external clock with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-4). Therefore, it is necessary for TOCKI or the comparator output to be high for at least 2Tosc (and a small RC delay of 2Tt0H) and low for at least 2Tosc (and a small RC delay of 2Tt0H). Refer to the electrical specification of the desired device. When a prescaler is used, the external clock input is divided by the asynchronous ripple counter-type prescaler, so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple counter must be taken into account. Therefore, it is necessary for TOCKI or the comparator output to have a period of at least 4Tosc (and a small RC delay of 4Tt0H) divided by the prescaler value. The only requirement on TOCKI or the comparator output high and low time is that they do not violate the minimum pulse width requirement of Tt0H. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

### 6.1.2 TIMER0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 6-4 shows the delay from the external clock edge to the timer incrementing.





### 6.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module or as a postscaler for the Watchdog Timer (WDT), respectively (see Figure 10-12). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet.

Note:	The prescaler may be used by either the								
	Timer0 module or the WDT, but not both.								
	Thus, a prescaler assignment for the								
	Timer0 module means that there is no								
	prescaler for the WDT and vice-versa.								

The PSA and PS<2:0> bits (OPTION<3:0>) determine prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x, etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT. The prescaler is neither readable nor writable. On a Reset, the prescaler contains all '0's.

### 6.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on-the-fly" during program execution). To avoid an unintended device Reset, the following instruction sequence (Example 6-1) must be executed when changing the prescaler assignment from Timer0 to the WDT.


## EXAMPLE 6-1: CHANGING PRESCALER (TIMER0 $\rightarrow$ WDT)

	•	
CLRWDT		;Clear WDT
CLRF	TMR0	;Clear TMR0 & Prescaler
MOVLW	`00xx1111'b	;These 3 lines (5, 6, 7)
OPTION		;are required only if
		;desired
CLRWDT		;PS<2:0> are 000 or 001
MOVLW	`00xx1xxx'b	;Set Postscaler to
OPTION		;desired WDT rate

To change prescaler from the WDT to the Timer0 module, use the sequence shown in Example 6-2. This sequence must be used even if the WDT is disabled. A CLRWDT instruction should be executed before switching the prescaler.

EXAMPLE 6-2:	CHANGING PRESCALER
	(WDT→TIMER0)

CLRWDT		;Clear WDT and
		;prescaler
MOVLW	`xxx0xxx'	;Select TMR0, new
		;prescale value and
		;clock source
OPTION		



3: Bit C1T0CS is located in the CM1CON0 register.

## PIC12F510/16F506

R-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
C10U	T C1OUTEN	C1POL	C1T0CS	C10N	C1NREF	C1PREF	C1WU
bit 7							bit (
Legend:							
R = Reada		W = Writable		•	mented bit, rea		
-n = Value	at POR	'1' = Bit is set	t	'0' = Bit is cle	eared	x = Bit is unkn	own
bit 7	C1OUT: Com	parator Output	t bit				
	1 = VIN + > VII	-					
	0 = VIN + < VII			(4) (2)			
bit 6		Comparator Ou					
		comparator is comparator is			pin		
bit 5	•	parator Output	•	•			
DIUD		comparator is	•				
		comparator is					
bit 4	C1T0CS: Cor	nparator TMR	Clock Source	e bit <sup>(2)</sup>			
	1 = TMR0 clo	ck source sele	cted by T0CS	control bit			
	0 = Compara	tor output used	d as TMR0 clo	ck source			
bit 3		arator Enable	bit				
	1 = Compara						
	0 = Compara			<b>2 1 1 1 1 1 1 1 1 1 1</b>			
bit 2	1 = C1IN- pin	mparator Nega	ative Reference	e Select bit(-)			
	0 = 0.6V inter						
bit 1		mparator Posit	ive Reference	Select bit <sup>(2)</sup>			
	1 = C1IN + pir						
	0 = C1IN- pin						
bit 0		barator Wake-u					
		On Comparato					
	•	On Comparato	•	nabled			
Note 1:	Overrides T0CS b						
2:	When comparator precedence.	is turned on, th	nese control bi	its assert them	iselves. Otherw	use, the other re	gisters have

### REGISTER 7-2: CM1CON0: COMPARATOR C1 CONTROL REGISTER (PIC16F506)

### 9.1.5 SLEEP

This ADC does not have a dedicated ADC clock, and therefore, no conversion in Sleep is possible. If a conversion is underway and a Sleep command is executed, the GO/DONE and ADON bit will be cleared. This will stop any conversion in process and powerdown the ADC module to conserve power. Due to the nature of the conversion process, the ADRES may contain a partial conversion. At least 1 bit must have been converted prior to Sleep to have partial conversion data in ADRES. The ADCS and CHS bits are reset to their default condition; ANS<1:0> = 11 and CHS<1:0> = 11.

- For accurate conversions, TAD must meet the following:
- + 500 ns < TAD < 50  $\mu s$
- TAD = 1/(FOSC/divisor)

Shaded areas indicate TAD out of range for accurate conversions. If analog input is desired at these frequencies, use INTOSC/4 for the ADC clock source.

Source	ADCS <1:0>	Divisor	20 <sup>(1)</sup> MHz	16 <sup>(1)</sup> MHz	8 MHz	4 MHz	1 MHz	500 kHz	350 kHz	200 kHz	100 kHz	32 kHz
INTOSC	11	4	_	_	.5 μs	1 μs	_	_	_	_	—	_
FOSC	10	4	.2 μs	.25 μs	.5 μs	1 μs	4 μs	8 µs	11 μs	20 µs	40 µs	125 μs
FOSC	01	8	.4 μs	.5 μs	1 μs	2 μs	8 µs	16 μs	23 µs	40 µs	80 µs	250 μs
FOSC	00	16	.8 μs	1 μs	2 μs	4 μs	16 µs	32 µs	46 µs	80 µs	160 μs	500 μs

TABLE 9-2: TAD FOR ADCS SETTINGS WITH VARIOUS OSCILLATORS

**Note 1:** When operating with external oscillator frequencies of 16 MHz or higher, better ADC performance will result from selection of a suitable Fosc divisor value from Table 9-2 than from use of the INTOSC/4 option for the ADC clock.

### TABLE 9-3:EFFECTS OF SLEEP ON ADCON0

	ANS1	ANS0	ADCS1	ADCS0	CHS1	CHS0	GO/DONE	ADON
Entering Sleep	Unchanged	Unchanged	1	1	1	1	0	0
Wake or Reset	1	1	1	1	1	1	0	0

### REGISTER 10-2: CONFIG: CONFIGURATION WORD REGISTER (PIC16F506)<sup>(1)</sup>

—	_	_	_	—	—	_	—
bit 15							bit 8

—	IOSCFS	MCLRE	CP	WDTE	FOSC2	FOSC1	FOSC0			
bit 7							bit 0			
bit 11-7	Unimplement	ted: Read as 'a	,							
bit 6	IOSCFS: Inter	IOSCFS: Internal Oscillator Frequency Select bit								
	1 = 8 MHz IN	TOSC speed								
	0 = 4 MHz IN	TOSC speed								
bit 5	MCLRE: Mas	ter Clear Enab	le bit							
		R pin functions								
		R pin functions	as RB3, MCL	R tied interna	lly to Vdd					
bit 4	CP: Code Pro	tection bit								
	1 = Code prot									
	0 = Code prot									
bit 3		ndog Timer Ena	able bit							
	1 = WDT enal									
	0 = WDT disa									
bit 2-0	FOSC<2:0>:	Oscillator Sele	ction bits							
		llator and 18 m								
		illator and 18 n								
		illator and 18 n	-	PRINCECTICI	KOUT and 1.12	5 mc DDT(2)				
					JT and 1.125 ms					
					KOUT and 1.12					
					T and 1.125 ms					
	111 = EXTRC	with CLKOUT	function on F	RB4/OSC2/CLI	KOUT and 1.12	5 ms DRT <sup>(2)</sup>				
Note 1:	Refer to the "PIC16 Configuration Word	•	Programming	Specification'	" (DS41258) to c	determine how	to access the			
2:	It is the responsibil		ation designe	r to ensure the	e use of the 1.12	25 ms (nominal	) DRT will			

2: It is the responsibility of the application designer to ensure the use of the 1.125 ms (nominal) DRT will result in acceptable operation. Refer to Electrical Specifications for VDD rise time and stability requirements for this mode of operation.

### 10.5 Device Reset Timer (DRT)

On the PIC12F510/16F506 devices, the DRT runs any time the device is powered up. DRT runs from Reset and varies based on oscillator selection and Reset type (see Table 10-6).

The DRT operates from a free running on-chip oscillator that is separate from INTOSC. The processor is kept in Reset as long as the DRT is active. The DRT delay allows VDD to rise above VDD minimum and for the oscillator to stabilize.

Oscillator circuits, based on crystals or ceramic resonators, require a certain time after power-up to establish a stable oscillation. The on-chip DRT keeps the devices in a Reset for a set period, as stated in Table 10-6, after MCLR has reached a logic high (VIH MCLR) level. Programming (GP3/RB3)/MCLR/VPP as MCLR and using an external RC network connected to the MCLR input is not required in most cases. This allows savings in cost-sensitive and/or space restricted applications, as well as allowing the use of the (GP3/RB3)/MCLR/ VPP pin as a general purpose input.

The DRT delays will vary from chip-to-chip due to VDD, temperature and process variation. See AC parameters for details.

The DRT will also be triggered upon a Watchdog Timer time-out from Sleep. This is particularly important for applications using the WDT to wake from Sleep mode automatically.

Reset sources are POR, MCLR, WDT time-out, Wakeup on Pin Change and Wake-up on Comparator Change. See Section 10.9.2 "Wake-up from Sleep Reset", Notes 1, 2 and 3.

### 10.6 Watchdog Timer (WDT)

The Watchdog Timer (WDT) is a free running on-chip RC oscillator that does not require any external components. This RC oscillator is separate from the external RC oscillator of the (GP5/RB5)/OSC1/CLKIN pin and the internal 4/8 MHz oscillator. This means that the WDT will run even if the main processor clock has been stopped, for example, by execution of a SLEEP instruction. During normal operation or Sleep, a WDT Reset or wake-up Reset generates a device Reset.

The  $\overline{\text{TO}}$  bit (STATUS<4>) will be cleared upon a Watchdog Timer Reset.

The WDT can be permanently disabled by programming the configuration WDTE as a '0' (see **Section 10.1 "Configuration Bits"**). Refer to the PIC12F510/16F506 Programming Specifications to determine how to access the Configuration Word.

### TABLE 10-6:TYPICAL DRT PERIODS

Oscillator Configuration	POR Reset	Subsequent Resets
LP	18 ms	18 ms
хт	18 ms	18 ms
HS <sup>(1)</sup>	18 ms	18 ms
EC <sup>(1)</sup>	1.125 ms	10 µs
INTOSC	1.125 ms	10 µs
EXTRC	1.125 ms	10 µs

Note 1: PIC16F506 only

Note: It is the responsibility of the application designer to ensure the use of the 1.125 ms nominal DRT will result in acceptable operation. Refer to Electrical Specifications for VDD rise time and stability requirements for this mode of operation.

### 10.6.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms (with no prescaler). If a longer time-out period is desired, a prescaler with a divisor ratio of up to 1:128 can be assigned to the WDT (under software control) by writing to the OPTION register. Thus, a time-out period of a nominal 2.3 seconds can be realized. These periods vary with temperature, VDD and part-to-part process variations (see DC specs).

Under worst-case conditions (VDD = Min., Temperature = Max., max. WDT prescaler), it may take several seconds before a WDT time-out occurs.

### 10.6.2 WDT PROGRAMMING CONSIDERATIONS

The CLRWDT instruction clears the WDT and the postscaler, if assigned to the WDT, and prevents it from timing out and generating a device Reset.

The SLEEP instruction resets the WDT and the postscaler, if assigned to the WDT. This gives the maximum Sleep time before a WDT wake-up Reset.

### 10.12 In-Circuit Serial Programming™ (ICSP™)


The PIC12F510/16F506 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware, or a custom firmware, to be programmed.

The devices are placed into a Program/Verify mode by holding the GP1/RB1 and GP0/RB0 pins low while raising the MCLR (VPP) pin from VIL to VIHH (see programming specification). GP1/RB1 becomes the programming clock and GP0/RB0 becomes the programming data. Both GP1/RB1 and GP0/RB0 are Schmitt Trigger inputs in this mode.

After Reset, a 6-bit command is supplied to the device. Depending on the command and if the command was a Load or a Read, 14 bits of program data are then supplied to or from the device. For complete details of serial programming, please refer to the PIC12F510/16F506 Programming Specifications.

A typical In-Circuit Serial Programming connection is shown in Figure 10-15.

### FIGURE 10-15: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



### 12.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
  - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
  - MPASM<sup>™</sup> Assembler
  - MPLAB C18 and MPLAB C30 C Compilers
  - MPLINK™ Object Linker/
  - MPLIB™ Object Librarian
  - MPLAB ASM30 Assembler/Linker/Library
- Simulators
  - MPLAB SIM Software Simulator
- · Emulators
  - MPLAB ICE 2000 In-Circuit Emulator
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debugger
  - MPLAB ICD 2
- Device Programmers
  - PICSTART® Plus Development Programmer
  - MPLAB PM3 Device Programmer
  - PICkit<sup>™</sup> 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

### 12.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows<sup>®</sup> operating system-based application that contains:

- · A single graphical interface to all debugging tools
  - Simulator
  - Programmer (sold separately)
  - Emulator (sold separately)
  - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- Visual device initializer for easy register initialization
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- · Debug using:
  - Source files (assembly or C)
  - Mixed assembly and C
  - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

### 13.1 DC Characteristics: PIC12F510/16F506 (Industrial)

							The second state of the s
Param No.	Sym	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions
D001	Vdd	Supply Voltage	2.0		5.5	V	See Figure 14-1
D002	Vdr	RAM Data Retention Voltage <sup>(2)</sup>	_	1.5*		V	Device in Sleep mode
D003	VPOR	VDD Start Voltage to ensure Power-on Reset	—	Vss		V	See Section 10.4 "Power-on Reset (POR)" for details
D004	SVDD	VDD Rise Rate to ensure Power-on Reset	0.05*	—		V/ms	See Section 10.4 "Power-on Reset (POR)" for details
D010	IDD	Supply Current <sup>(3,4)</sup>	_	175 0.625	275 1.1	μA mA	Fosc = 4 MHz, VDD = 2.0V Fosc = 4 MHz, VDD = 5.0V
			_	250 1.0	450 1.5	μA mA	Fosc = 8 MHz, Vdd = 2.0V Fosc = 8 MHz, Vdd = 5.0V
				1.4	2.0	mA	Fosc = 20 MHz, VDD = 5.0V
			_	11 38	15 52	μΑ μΑ	Fosc = 32 kHz, VDD = 2.0V Fosc = 32 kHz, VDD = 5.0V
D020	IPD	Power-down Current <sup>(5)</sup>	_	0.1 0.35	1.2 2.4	μA μA	VDD = 2.0V VDD = 5.0V
D022	Iwdt	WDT Current <sup>(5)</sup>	_	1.0 7.0	3.0 16.0	μΑ μΑ	VDD = 2.0V VDD = 5.0V
D023	ICMP	Comparator Current <sup>(5)</sup>	_	15 55	22 67	μΑ μΑ	VDD = 2.0V (per comparator) VDD = 5.0V (per comparator)
D022	ICVREF	CVREF Current <sup>(5)</sup>	_	30 75	60 125	μΑ μΑ	VDD = 2.0V (high range) VDD = 5.0V (high range)
D023	IFVR	Internal 0.6V Fixed Voltage Reference Current <sup>(5)</sup>		85 175	120 205	μΑ μΑ	$V_{DD}$ = 2.0V (0.6V reference and 1 comparator enabled) $V_{DD}$ = 5.0V (0.6V reference and
							1 comparator enabled)
D024	$\Delta$ IAD	A/D Conversion Current <sup>(5)</sup>		120	150	μA	2.0V
			—	200	250	μA	5.0V

These parameters are characterized but not tested.

**Note 1:** Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.


2: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.


**3:** The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.

 4: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.


**5:** For standby current measurements, the conditions are the same as IDD, except that the device is in Sleep mode. If a module current is listed, the current is for that specific module enabled and the device in Sleep.


**6:** Does not include current through REXT. The current through the resistor can be estimated by the formula: I = VDD/2REXT (mA) with REXT in kΩ.


















© 2007 Microchip Technology Inc.










### 8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units					
Dime	Dimension Limits					
Number of Pins	N		8	•		
Pitch	е		1.27 BSC			
Overall Height	A	-	-	1.75		
Molded Package Thickness	A2	1.25	-	-		
Standoff §	A1	0.10	-	0.25		
Overall Width	E	6.00 BSC				
Molded Package Width	E1	3.90 BSC				
Overall Length	D	4.90 BSC				
Chamfer (optional)	h	0.25	-	0.50		
Foot Length	L	0.40	-	1.27		
Footprint	L1		1.04 REF			
Foot Angle	¢	0°	-	8°		
Lead Thickness	С	0.17	-	0.25		
Lead Width	b	0.31	-	0.51		
Mold Draft Angle Top	α	5°	-	15°		
Mold Draft Angle Bottom	β	5°	-	15°		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-057B

### 8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### RECOMMENDED LAND PATTERN

	Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	Е		1.27 BSC		
Contact Pad Spacing	С		5.40		
Contact Pad Width (X8)	X1			0.60	
Contact Pad Length (X8)	Y1			1.55	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A