

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	47
Program Memory Size	24KB (24K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	52-LQFP
Supplier Device Package	52-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21355dnfp-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/35D Group.

	•	
Item	Function	Specification
CPU	Central processing	R8C CPU core
	unit	Number of fundamental instructions: 89
		Minimum instruction execution time:
		50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)
		200 ns (f(XIN) = 5 MHz. VCC = 1.8 to 5.5 V)
		• Multiplier: 16 bits \times 16 bits \rightarrow 32 bits
		• Multiply-accumulate instruction: 16 bits \times 16 bits + 32 bits \rightarrow 32 bits
		Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM	Refer to Table 1.3 Product List for R8C/35D Group.
Power Supply	Voltage detection	Power-on reset
Voltage	circuit	 Voltage detection 3 (detection level of voltage detection 0 and voltage
Detection		detection 1 selectable)
I/O Ports	Programmable I/O	Input-only: 1 pin
	ports	CMOS I/O ports: 47, selectable pull-up resistor
		High current drive ports: 47
Clock	Clock generation	• 4 circuits: XIN clock oscillation circuit,
	circuits	XCIN clock oscillation circuit (32 kHz),
		High-speed on-chip oscillator (with frequency adjustment function),
		Low-speed on-chip oscillator
		 Oscillation stop detection: XIN clock oscillation stop detection function
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16
		Low power consumption modes:
		Standard operating mode (high-speed clock, low-speed clock, high-speed
		on-chip oscillator. low-speed on-chip oscillator), wait mode, stop mode
		Real-time clock (timer RE)
Interrupts		Number of interrupt vectors: 69
·		• External Interrupt: 9 (INT × 5, Key input × 4)
		Priority levels: 7 levels
Watchdog Time	er	• 14 bits × 1 (with prescaler)
Ŭ		Reset start selectable
		 Low-speed on-chip oscillator for watchdog timer selectable
Timer	Timer RA	8 bits × 1 (with 8-bit prescaler)
		Timer mode (period timer), pulse output mode (output level inverted every
		period). event counter mode, pulse width measurement mode, pulse period
		measurement mode
	Timer RB	8 bits x 1 (with 8-bit prescaler)
		Timer mode (period timer), programmable waveform generation mode (PWM
		output). programmable one-shot generation mode, programmable wait one-
		shot generation mode
	Timer RC	16 bits x 1 (with 4 capture/compare registers)
		Timer mode (input capture function, output compare function), PWM mode
		(output 3 pins), PWM2 mode (PWM output pin)
	Timer RE	8 bits x 1
		Real-time clock mode (count seconds, minutes, hours, days of week), output
		compare mode
Serial	UART0	Clock synchronous serial I/O/UART
Interface	UART2	Clock synchronous serial I/O/UART, I ² C mode (I ² C-bus), multiprocessor
		communication function
A/D Converter		10-bit resolution \times 12 channels. includes sample and hold function, with sweep
		mode
Comparator B		2 circuits

Table 1.1	Specifications for R8C/35D Group (1)
-----------	--------------------------------------

1.3 Block Diagram

Figure 1.2 shows a Block Diagram.







-							
Din			I/O Pin Functions for Peripheral Modules				
Number	Control Pin	Port	Interrupt	Timer	Serial Interface	A/D Converter, Comparator B	
41		P0_5		(TRCIOB)		AN2	
42		P0_4		TREO(/TRCIOB)		AN3	
43		P0_3		(TRCIOB)		AN4	
44		P0_2		(TRCIOA/TRCTRG)		AN5	
45		P0_1		(TRCIOA/TRCTRG)		AN6	
46		P0_0		(TRCIOA/TRCTRG)		AN7	
47		P6_4					
48		P6_3					
49		P6_2					
50		P6_1					
51		P6_0		(TREO)			
52		P5_7					

Table 1.5 Pin Name Information by Pin Number (2)

Note:

1. Can be assigned to the pin in parentheses by a program.



1.5 Pin Functions

Table 1.6 lists Pin Functions.

Table 1.6 Pin Functions

Power supply input VCC, VSS - Apply 1.8 V to 5.5 V to the VCC pin. Apply 0.V to the VSS pin. Analog power supply input AVCC, AVSS - Power supply for the A/D converter. Reset input RESET I Input "L" on this pin resets the MCU. MODE MODE I Connect a capacitor between AVCC and AVSS. XIN clock input XIN I These pins are provided for XIN clock generation circuit I/O. XIN clock output XOUT I/O Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins (¹). To use an external clock, input it to the XOUT pins (¹). To use an external clock, input it to the XOUT pins (¹). To use an external clock, input it not pins (¹). To use an external clock, input it to the XCIN pin and leave the XCOUT pin ogen. XIN timerrupt input INT6 to INT4 I INT interrupt input pins. INT interrupt input INT6 to INT4 I INT interrupt input pins. Timer RB TRBO O Timer RB and RC input pin Timer RC TRCLK I External trigger input pin Timer RE TRBO O Timer RB and RC input pin Timer RE TREO O Inmer RB anput pin<	Item	Pin Name	I/O Type	Description
Analog power supply input AVCC, AVSS Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS. Reset input RESET I Input "L" on this pin resets the MCU. MODE MODE I Connect is pin to VCC via a resistor. XIN clock input XIN I These pins are provided for XIN clock generation circuit I/O. XIN clock output XOUT I/O Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins ("). To use an external clock, input it to the XOUT pin and leave the XIN pin open. XIN clock output XCOUT O Connect a crystal oscillator between the XIN and XCOUT pins ("). To use an external clock, input it to the XCIN pin and leave the XCOUT pin open. XIN interrupt input INT to TINT4 I INT interrupt input pins. Timer RA TRAO I Timer RA of RC input pin. Timer RB TRBO Timer RA of QD in Timer RA of QD in Timer RE TRECO O Timer RA of QD in Timer RA of QD in Timer RE TREO O Divided clock noutput pin Timer RA of QD in Timer RE TREO O Divided clock uouput pin<	Power supply input	VCC, VSS	-	Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Reset input RESET I Input "L" on this pin resets the MCU. MODE MODE I Connect this pin to VCC via a resistor. XIN clock input XIN I These pins are provided for XIN clock generation circuit I/O. XIN clock output XOUT I/O Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins ⁽¹⁾ . To use an external clock, input it to the XOUT pin and leave the XIN pin open. XCIN clock output XCOUT O Connect a crystal oscillator between the XCIN and XCOUT pins ⁽¹⁾ . To use an external clock, input it to the XCIN pin and leave the XCIN pin and Eave the XCIN pin and Eave the XCIN pins and Eave the XCOUT pins ⁽¹⁾ . To use an external clock, input it to the XCIN pin and leave the XCOUT pins ⁽¹⁾ . To use an external clock, input inter XIN pin and leave the XCOUT pin open. INT interrupt input INTo to INT4 I INT interrupt pinut pins. Timer RA TRAIO I/O Timer RB and RC input pin Timer RB TRAO O Timer RA Uop pin TRCICA, TRCIOB, TRCIOB, TRCIOC, TRCIOD I/O Timer RC UO pins TRCICA, TRCIOB, TRCIOC, TRCIOD I/O Timer RC UO pins TRCICA, TRCIOD O Serial data output pin TRCICA, TRCIOD O </td <td>Analog power supply input</td> <td>AVCC, AVSS</td> <td>-</td> <td>Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.</td>	Analog power supply input	AVCC, AVSS	-	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
MODE MODE I Connect this pin to VCC via a resistor. XIN clock input XIN I These pins are provided for XIN clock generation circuit I/O. XIN clock output XOUT I/O Connect a caramic resonator or a crystal oscillator between the XIN and XOUT pins ⁽¹⁾ . To use an external clock, input it to the XOUT pin and leave the XIN pin open. XCIN clock output XCIN I These pins are provided for XCIN clock generation circuit I/O. XCIN clock output XCOUT O Connect a crystal oscillator between the XCIN and XCOUT pins ⁽¹⁾ . To use an external clock, input it to the XCIN pin and leave the XCOUT pin open. INT interrupt input INTo to INT4 I INT interrupt input pins. Immer RA TRAIO I/O Timer RA duput pin Timer RB TRBO O Timer RA output pin Timer RC TRCICK I External clock input pin TRCIOC, TRCIOD Immer RE VIO pins Tractar, TRCIOC, TRCIOD Timer RE TREO O Divided clock output pin TRCIOC, TRCIOD Timer RC VIO pins TRCIOC, TRCIOD Timer RE TREO O Serial data output pin	Reset input	RESET	I	Input "L" on this pin resets the MCU.
XIN clock input XIN I These pins are provided for XIN clock generation circuit I/O. Connect a caranic resonator or a crystal oscillator between the XIN and XOUT pins ⁽¹⁾ . To use an external clock, input it to the XIOUT pin and leave the XIN pin poen. XCIN clock output XCOUT 0 Connect a caranic resonator or a crystal oscillator between to the XIN and XOUT pins ⁽¹⁾ . To use an external clock, input it to the XOUT pin and leave the XION pin open. XCIN clock output XCOUT 0 Connect a crystal oscillator between the XCIN and XCOUT pins ⁽¹⁾ . To use an external clock, input it to the XCIN pin and leave the XCOUT pin pen. INT interrupt input INTG to INT4 1 INT ^T interrupt input pins. Timer RA TRAIO I/O Timer RA autput pins. Timer RB TRAO 0 Timer RA output pin Timer RB TRCCLK 1 External trigger input pin TracTRG I External trigger input pin TRCICA, TRCIOB, TRCIOC, TRCIOB, TRCIOC, TRCIOB I/O Timer RE I/O pins Serial lata interface CLSO, CLS2 I/O Transfer clock I/O pins TXD0, TXD2 O Serial data input pin Transfer clock I/O pin TXD0, TXD2 O Serial data input	MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock output XOUT I/O Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins (1). To use an external clock, input it to the XOUT pin and leave the XIN pin open. XCIN clock input XCOUT O Connect a crystal oscillator between the XCIN and XCOUT pins (1). To use an external clock, input it to the XCIN pin and leave the XCOUT pin open. INT interrupt input INT0 to INT4 I INT interrupt input pins (1). To use an external clock, input it to the XCIN and XCOUT connect a crystal oscillator between the XCIN and XCOUT pins (1). To use an external clock, input it to the XCIN pin and leave the XCOUT pin open. INT interrupt input INT0 to INT4 I INT interrupt input pins. INT0 is timer RB and RC input pin. Timer RA TRAIO I/O Timer RA U/O pin Timer RB Timer RB TRBO O Timer RA output pin Timer RC TRCCLK I External clock input pin Timer RE TREO O Divided clock output pin Timer RE TREO </td <td>XIN clock input</td> <td>XIN</td> <td>I</td> <td>These pins are provided for XIN clock generation circuit I/O.</td>	XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O.
Image: Second	XIN clock output	XOUT	I/O	Connect a ceramic resonator or a crystal oscillator between
Clin clock input XCIN 1 These pins are provided for XCIN clock generation circuit //O. XCIN clock output XCOUT O Connect a crystal oscillator between the XCIN and XCOUT pins (¹⁰). To use an external clock, input it to the XCIN pin and leave the XCOUT pin open. INT interrupt input INTO to INT4 I INT interrupt input pins. INT interrupt input INTO to INT4 I INT interrupt input pins. Timer RA TRAIO I/O Timer RA output pin Timer RB TRBO O Timer RA output pin Timer RB TRCO Timer RB output pin TRCICO, TRCIOB, TRCIOC, TRCIOD, TRCIOC, TRCIOD, TRCIOC, TRCIOD I/O Timer RC I/O pins Timer RE TREO O Divided clock output pin Timer RE TREO O Divided clock output pin TRCIOD, TRCIOD, TRCIOD I/O Timer RC I/O pins Transition control input pin Serial interface RECD, TXD2 O Serial data input pins Transmission control output pin SCI2 I/O I/C mode data I/O pin Transmission control input pin Transmission control output pin				the XIN and XOUT pins ⁽¹⁾ . To use an external clock, input it
XCIN clock nput XCIN 1 These pins are provided for XCIN clock generation circuit //O. XCIN clock output XCOUT O Connect a crystal oscillator between the XCIN and XCOUT pins (1). To use an external clock, input it to the XCIN pin and leave the XCOUT pin open. INT interrupt input INTO to INT4 1 INT interrupt input pins. Key input interrupt KI0 to KI3 1 Key input interrupt input pins. Timer RA TRAIO I/O Timer RB and RC input pin. Timer RB TRBO O Timer RB output pin Timer RC TRCICK 1 External trigger input pin Timer RC TRCIOA, TRCIOB, TADO, RXDZ 1 Serial data input pins TXD0, TXD2 O Serial data output pins Transmission control output pin Str22 I Transmission control output pin Transmission control output pin Str22 I Transmission control output pin TXDO, TXD2 O Serial data output pins TXD0, TXD2 O Serial data output				to the XOUT pin and leave the XIN pin open.
XCIN clock output XCOUT Collimeter a Uysial oscillator between the XCIN and XCOOT INT interrupt input INT0 to INT4 I INT interrupt pins (1). To use an external clock, input it to the XCIN pin and leave the XCOUT pin open. INT interrupt input INT0 to INT4 I INT interrupt input pins. Key input interrupt Ki0 to Ki3 I Key input interrupt input pins. Timer RA TRAIO I/O Timer RA I/O pin Timer RB TRBO O Timer RA output pin Timer RC TRCICA, TRCIOB, TRCIOC, TRCIOD I/O Timer RC I/O pins Timer RE TREO O Divided clock output pin Timer RE TREO O Divided clock output pin Timer RE TREO O Divided clock output pin Serial interface CLK0, CLK2 I/O Transfer clock I/O pins RXD0, RXD2 1 Serial data output pins TXD0, TXD2 O Serial data input pin SCL2 I/O I2C mode clock I/O pin SDA2 I/O I2C mode clock I/O pin A/D co	XCIN clock input		l	These pins are provided for XCIN clock generation circuit I/O.
InterruptIntro to INT4IINT interrupt inputINT0 to INT4IINT interrupt inputINT0 to INT4IINT interrupt input pinsINT0 is timer RB and RC input pin.Key input interruptKi0 to Ki3IKey input interruptTRAIOI/OTimer RATRAIOI/OTimer RBTRBOOTimer RBTRCCLKIExternal clock input pinTracToc, TRCIOB, TRCIOC, TRCIODTimer RETRCOOTimer RETREOOTimer RETRCO, TRCIOB, TRCIOC, TRCIODTimer RETREOODivided clock output pinTimer RETROOTimer RETROOTimer RETROOTimer RETROOTimer RETROOTimer RETROODivided clock output pinTXD0, TXD2OSerial interfaceCLK0, CLK2CCIS2ITransmission control input pinTXD0, TXD2OSci2ITransmission control output pinSCI2I/OIPOPOSDA2I/OIPOIPC mode clock I/O pinReference voltageVREFINCMP1, IVCMP3IComparator BIVCMP1, IVCMP3IVCMP1, IVCMP3IComparator B reference voltage input pinsIVO portP0.0 to P0.7, P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.3 to P4.7, P3.0 to P3.7, P4.3 to P4.7, P3.	XCIN clock output	XCOUT	0	connect a crystal oscillator between the XCIN and XCOUT
INT interrupt input INT0 to INT4 I INT interrupt of put pins. INT0 is timer RB and RC input pin. Key input interrupt KI0 to KI3 I Key input interrupt input pins. INT0 is timer RB and RC input pin. Timer RA TRAIO I/O Timer RA I/O pin Timer RB TRBO O Timer RA output pin Timer RB TRBO O Timer RB output pin Timer RC TRCICK I External clock input pin Timer RC TRCIOA, TRCIOB, TRCIOC, TRCIOD I/O Timer RC I/O pins Timer RE TREO O Divided clock output pin Timer RE TREO O Divided clock output pin Timer RE TREO O Divided clock output pin Serial linterface CLKO, CLK2 I/O Transmission control input pin RTS2 O Reception control output pin Trace RTS2 O Reception control output pin Trace RCL2 I/O I2C mode clock I/O pin Trace Reference voltage VREF I Reference				leave the XCOUT pin open.
Internet model Internet model Internet model Key input interrupt Ki0 to KI3 I Key input interrupt input pins. Timer RA TRAIO I/O Timer RA I/O pin Timer RB TRBO O Timer RA output pin Timer RB TRCO Timer RA output pin Timer RB TRCO O Timer RA output pin Timer RB TRCOA, TRCIOB, TRCIOC, TRCIOD I External trigger input pin Timer RE TREO O Divided clock output pin Timer RE TREO O Divided clock output pin Timer RE TREO O Divided clock output pins TXD0, TXD2 O Serial data output pins Transmission control input pin TS2 I Transmission control input pin Transmission control input pin SCL2 I/O I²C mode clock I/O pin SCL2 I/O SDA2 I/O I²C mode clock I/O pin SCL2 I/O I²C mode clock I/O pin Reference voltage input fin to A/D converter A/D to AN11 Analog input pins to A/D converter A/D converter A/D converter	INT interrupt input	INTO to INTA	1	
Key input interrupt Ki0 to Ki3 I Key input interrupt input pins Timer RA TRAIO I/O Timer RA I/O pin Timer RB TRBO O Timer RA output pin Timer RB TRBO O Timer RB output pin Timer RC TRCCLK I External clock input pin TRCIDA, TRCIOB, TRCIOC, TRCIOD I/O Timer RC I/O pins Timer RE TREO O Divided clock output pin Serial interface CLK0, CLK2 I/O Transfer clock I/O pins RXD0, RXD2 I Serial data output pins TXD0, TXD2 O Serial data output pin CTS2 I Transmission control output pin RTS2 O Reception control output pin SCL2 I/O I2C mode clock I/O pin SDA2 I/O I2C mode clock I/O pin A/D converter AN0 to AN11 I Analog input pins to A/D converter A/D converter AN0 to AN11 I Analog input pins to A/D converter IVCMP1, IVCMP3 I				INTO is timer RB and RC input pin.
Timer RA TRAID I/O Timer RA I/O pin Timer RB TRAO O Timer RA output pin Timer RB TRBO O Timer RB output pin Timer RC TRCLK I External clock input pin TRCR TRCCLK I External trigger input pin TRCIOA, TRCIOB, TRCIOC, TRCIOD I/O Timer RC I/O pins Timer RE TREO O Divided clock output pin Serial interface CLK0, CLK2 I/O Transfer clock I/O pins RXD0, RXD2 I Serial data input pins TS2 O Reception control output pin TS2 O Reception control output pin TS2 O Reception control output pin SCL2 I/O I2C mode clock I/O pin SDA2 I/O I2C mode clock I/O pin A/D converter AN0 to AN11 I Analog input pins to A/D converter A/D converter IVCMP1, I/VCMP3 I Comparator B analog voltage input pins I/O port P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3	Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
TRAOOTimer RA output pinTimer RBTRBOOTimer RB output pinTimer RCTRCCLKIExternal clock input pinTRCTRGIExternal trigger input pinTRCIOA, TRCIOB, TRCIOC, TRCIODI/OTimer RC I/O pinsTimer RETREOODivided clock output pinSerial interfaceCLK0, CLK2I/OTransfer clock I/O pinsRXD0, RXD2ISerial data output pinsTXD0, TXD2OSerial data output pinsTXD0, TXD2OReception control output pinTS2OReception control output pinSCL2I/OI/2 C mode clock I/O pinReference voltage inputVREFIAVD converterAN0 to AN11IAVD converterIVCMP1, IVCMP3IComparator BIVREF1, IVREF3II/O portP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P6_0 to P6_7I/OInput portP4_2IInput portP4_2IInput portP4_2I	Timer RA	TRAIO	I/O	Timer RA I/O pin
Timer RBTRBOOTimer RB output pinTimer RCTRCCLKIExternal clock input pinTRCTRGIExternal trigger input pinTRCIOA, TRCIOB, TRCIOC, TRCIODI/OTimer RC I/O pinsTimer RETREOODivided clock output pinSerial interfaceCLK0, CLK2I/OTransfer clock I/O pinsRXD0, RXD2ISerial data input pinsTXD0, TXD2OSerial data output pinsTXD0, TXD2OSerial data output pinsTXD0, TXD2OSerial data output pinsTXD0, TXD2OReception control output pinRTS2OReception control output pinSCL2I/OI/C mode clock I/O pinSDA2I/OI/C mode clock I/O pinReference voltage inputVREFIAVD converterAN0 to AN11IAND to ON11IAnalog input pins to A/D converterAVD converterIVCMP1, IVCMP3IComparator BIVCMP1, IVCMP3II/O portP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_3 to P4_7, P5_6, P5_7, P5_6, P5_7, P5_6, P5_7, P5_6, P5_7, P5_6, P5_7, P5_6, P5_7, P5_6, P5_7, P5_6, P5_7, P5_6, P5_7, P5_6, P5_7, P4_3 to P4_2IInput portP4_2IInput-only port		TRAO	0	Timer RA output pin
Timer RCTRCCLKIExternal clock input pinTRCTRGIExternal trigger input pinTRCIOA, TRCIOB, TRCIOC, TRCIODI/OTimer RC I/O pinsTimer RETREOODivided clock output pinSerial interfaceCLK0, CLK2I/OTransfer clock I/O pinsRXD0, RXD2ISerial data input pinsTXD0, TXD2OSerial data output pinsTXD0, TXD2OSerial data output pinsTXD0, TXD2OReception control output pinRTS2OReception control output pinSCL2I/OI/C mode clock I/O pinSDA2I/OI/C mode clock I/O pinReference voltage inputVREFIReference voltageVREFIReference voltageIVCMP1, IVCMP3I/O portP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_3 to P4_7, P4_3 to P4_7, P5_6, P5_7, P6_0 to P6_7I/OInput portP4_2IInput portP4_2I	Timer RB	TRBO	0	Timer RB output pin
TRCTRGIExternal trigger input pinTRCIOA, TRCIOB, TRCIOC, TRCIODI/OTimer RC I/O pinsTimer RETREOODivided clock output pinSerial interfaceCLK0, CLK2I/OTransfer clock I/O pinsRXD0, RXD2ISerial data input pinsTXD0, TXD2OSerial data output pinsTXD0, TXD2OSerial data output pinsTXD0, TXD2OReception control output pinRTS2OReception control output pinSCL2I/OI²C mode clock I/O pinSDA2I/OI²C mode data I/O pinReference voltage inputVREFIA/D converterAN0 to AN11IADTRGIA/D external trigger input pinComparator BIVCMP1, IVCMP3II/O portP0_0 to P0_7, P1_0 to P1_7, 	Timer RC	TRCCLK	I	External clock input pin
TRCIOA, TRCIOB, TRCIOC, TRCIODI/OTimer RC I/O pinsTimer RETREOODivided clock output pinSerial interfaceCLK0, CLK2I/OTransfer clock I/O pinsRXD0, RXD2ISerial data input pinsTXD0, TXD2OSerial data output pinsTXD0, TXD2OSerial data output pinsCTS2ITransmission control input pinRS2OReception control output pinSCL2I/OI²C mode clock I/O pinSDA2I/OI²C mode clock I/O pinReference voltage inputVREFIA/D converterAN0 to AN11IA/D converterAN0 to AN11IA/D converterI/CMP1, IVCMP3IComparator BIVCMP1, IVCMP3IComparator BIVCMP1, IVCMP3IComparator BP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P4_3 to P4_7, P4_3 to P4_7, P4_3 to P4_7, P4_3 to P4_7, P4_3 to P4_7, P4_3 to P4_7, P4_3 to P4_7, P4_2IInput portP4_2IInput-only port		TRCTRG	I	External trigger input pin
TRCIOC, TRCIODTREOTimer RETREOODivided clock output pinSerial interfaceCLK0, CLK2I/OTransfer clock I/O pinsRXD0, RXD2ISerial data input pinsTXD0, TXD2OSerial data output pinsTXD0, TXD2OSerial data output pinsTS2ITransmission control input pinRTS2OReception control output pinSCL2I/OI²C mode clock I/O pinSDA2I/OI²C mode clock I/O pinReference voltage inputVREFIA/D converterAN0 to AN11IA/D converterAN0 to AN11IADTRGIComparator B analog voltage input pinsI/O portP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P5_6, P5_7, P6_0 to P6_7I/OInput portP4_2IInput-only port		TRCIOA, TRCIOB,	I/O	Timer RC I/O pins
Timer RETREOODivided clock output pinSerial interfaceCLK0, CLK2I/OTransfer clock I/O pinsRXD0, RXD2ISerial data input pinsTXD0, TXD2OSerial data output pinsTXD0, TXD2OSerial data output pinsTXD0, TXD2OReception control input pinRTS2OReception control output pinSCL2I/OI2C mode clock I/O pinSDA2I/OI2C mode data I/O pinReference voltageVREFIReference voltageVREFIA/D converterAN0 to AN11IAnalog input pins to A/D converterA/D converterIA/D converterIA/D to P1, IVCMP3IComparator BIVCMP1, IVCRP3I/O portP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_3 to P4_7, P5_6, P5_7, P6_0 to P6_7IInput portP4_2IInput portP4_2I		TRCIOC, TRCIOD		
Serial interfaceCLK0, CLK2I/OTransfer clock I/O pinsRXD0, RXD2ISerial data input pinsTXD0, TXD2OSerial data output pinsTXD0, TXD2OSerial data output pinsTXD0, TXD2OReception control output pinRTS2OReception control output pinSCL2I/OI²C mode clock I/O pinSDA2I/OI²C mode data I/O pinReference voltageVREFInputReference voltage input pin to A/D converterA/D converterAN0 to AN11IA/D converterAN0 to AN11IADTRGIComparator B analog voltage input pinsI/O portP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_3 to P4_7, P4_3 to P4_7, P5_6, P5_7, P6_0 to P6_7IInput portP4_2IInput portP4_2I	Timer RE	TREO	0	Divided clock output pin
RXD0, RXD2ISerial data input pinsTXD0, TXD2OSerial data output pinsTXD0, TXD2OSerial data output pinsTTs2ITransmission control input pinRTS2OReception control output pinSCL2I/OI²C mode clock I/O pinSDA2I/OI²C mode data I/O pinReference voltage inputVREFIA/D converterAN0 to AN11IAno to AN11IAnalog input pins to A/D converterA/D converterIVCMP1, IVCMP3IComparator BIVCMP1, IVCMP3II/O portP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P4_3 to P4_7, P4_3 to P4_7, P5_6, P5_7, P6_0 to P6_7I/OInput portP4_2IInput portP4_2I	Serial interface	CLK0, CLK2	I/O	Transfer clock I/O pins
TXD0, TXD2OSerial data output pinsCTS2ITransmission control input pinRTS2OReception control output pinSCL2I/OI2C mode clock I/O pinSDA2I/OI2C mode data I/O pinReference voltage inputVREFIReference voltage input pin to A/D converterA/D converterAN0 to AN11IAnalog input pins to A/D converterA/D converterAN0 to AN11IAnalog input pins to A/D converterComparator BIVCMP1, IVCMP3IComparator B analog voltage input pinsI/O portP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_3 to P4_7, P5_6, P5_7, P6_0 to P6_7I/OCMOS I/O ports. All ports can be used as LED drive ports.Input portP4_2IInput-only port		RXD0, RXD2	I	Serial data input pins
CTS2ITransmission control input pinRTS2OReception control output pinSCL2I/OI²C mode clock I/O pinSDA2I/OI²C mode data I/O pinReference voltage inputVREFIReference voltage input pin to A/D converterA/D converterAN0 to AN11IAnalog input pins to A/D converterA/D converterAN0 to AN11IAnalog input pins to A/D converterComparator BIVCMP1, IVCMP3IComparator B analog voltage input pinsI/O portP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_3 to P4_7, P4_3 to P4_7, P6_0 to P6_7I/OCMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. All ports can be used as LED drive ports.Input portP4_2IInput-only port		TXD0, TXD2	0	Serial data output pins
RTS2OReception control output pinSCL2I/OI2C mode clock I/O pinSDA2I/OI2C mode data I/O pinReference voltage inputVREFIReference voltage input pin to A/D converterA/D converterAN0 to AN11IAnalog input pins to A/D converterA/D converterAN0 to AN11IAnalog input pins to A/D converterComparator BIVCMP1, IVCMP3IComparator B analog voltage input pinsI/O portP0_0 to P0_7, P1_0 to P1_7, P3_0 to P3_7, P4_3 to P4_7, P6_0 to P6_7I/OCMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually.Input portP4_2IInput-only port		CTS2	I	Transmission control input pin
SCL2I/OI2C mode clock I/O pinSDA2I/OI2C mode data I/O pinReference voltage inputVREFIReference voltage input pin to A/D converterA/D converterAN0 to AN11IAnalog input pins to A/D converterA/D converterAN0 to AN11IAnalog input pins to A/D converterComparator BIVCMP1, IVCMP3IComparator B analog voltage input pinsI/O portP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P4_3 to P4_7, P4_3 to P4_7, P6_0 to P6_7I/OCMOS I/O portsInput portP4_2IInput-only port		RTS2	0	Reception control output pin
SDA2I/OI2C mode data I/O pinReference voltage inputVREFIReference voltage input pin to A/D converterA/D converterAN0 to AN11IAnalog input pins to A/D converterA/D converterAN0 to AN11IAnalog input pins to A/D converterComparator BIVCMP1, IVCMP3IComparator B analog voltage input pinsI/O portP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_3 to P4_7, P4_3 to P4_7, P6_0 to P6_7I/OCMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. All ports can be used as LED drive ports.Input portP4_2IInput-only port		SCL2	I/O	I ² C mode clock I/O pin
Reference voltage inputVREFIReference voltage input pin to A/D converterA/D converterAN0 to AN11IAnalog input pins to A/D converterA/D converterAN0 to AN11IAnalog input pins to A/D converterA/D converterADTRGIA/D external trigger input pinComparator BIVCMP1, IVCMP3IComparator B analog voltage input pinsI/O portP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_3 to P4_7, P4_3 to P4_7, P4_0 to P6_7I/OCMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. All ports can be used as LED drive ports.Input portP4_2IInput-only port		SDA2	I/O	I ² C mode data I/O pin
A/D converterAN0 to AN11IAnalog input pins to A/D converterADTRGIA/D external trigger input pinComparator BIVCMP1, IVCMP3IComparator B analog voltage input pinsIVREF1, IVREF3IComparator B reference voltage input pinsI/O portP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_3 to P4_7, P6_0 to P6_7I/OInput portP4_2IInput portP4_2IInput portP4_2I	Reference voltage	VREF	I	Reference voltage input pin to A/D converter
ADTRGIA/D external trigger input pinComparator BIVCMP1, IVCMP3IComparator B analog voltage input pinsIVREF1, IVREF3IComparator B reference voltage input pinsI/O portP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_3 to P4_7, P5_6, P5_7, P6_0 to P6_7I/OInput portP4_2IInput portP4_2I	A/D converter	AN0 to AN11	I	Analog input pins to A/D converter
Comparator BIVCMP1, IVCMP3IComparator B analog voltage input pinsIVREF1, IVREF3IComparator B reference voltage input pinsI/O portP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_3 to P4_7, P6_0 to P6_7I/OCMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. All ports can be used as LED drive ports.Input portP4_2IInput-only port		ADTRG	I	A/D external trigger input pin
I/O portP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_3 to P4_7, P6_0 to P6_7I/OCMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. All ports can be used as LED drive ports.Input portP4_2I	Comparator B	IVCMP1, IVCMP3	1	Comparator B analog voltage input pins
I/O portP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_3 to P4_7, P5_6, P5_7, P6_0 to P6_7I/OCMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. All ports can be used as LED drive ports.Input portP4_2I		IVREF1, IVREF3	I	Comparator B reference voltage input pins
P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_3 to P4_7, P6_0 to P6_7register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. All ports can be used as LED drive ports.Input portP4_2I	I/O port	P0_0 to P0_7,	I/O	CMOS I/O ports. Each port has an I/O select direction
P2_0 to P2_7, P3_0 to P3_7, P4_3 to P4_7, P5_6, P5_7, P6_0 to P6_7or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. All ports can be used as LED drive ports.Input portP4_2I		P1_0 to P1_7,		register, allowing each pin in the port to be directed for input
P3_0 to P3_7, P4_3 to P4_7, P5_6, P5_7, P6_0 to P6_7Any port set to input can be set to use a pull-up resistor or not by a program. All ports can be used as LED drive ports.Input portP4_2IInput portP4_2I		P2_0 to P2_7,		or output individually.
P4_3 to P4_7,by a program.P5_6, P5_7,All ports can be used as LED drive ports.P6_0 to P6_7Input portInput portP4_2IInput-only port		P3_0 to P3_7,		Any port set to input can be set to use a pull-up resistor or not
P6_0 to P6_7 Input port P4_2 I Input-only port		P5 6 P5 7		uy a program. All ports can be used as LED drive ports
Input port P4_2 I Input-only port		P6_0 to P6_7		
	Input port	P4_2	I	Input-only port

I: Input O: Output I/O: Input and output

Note:

1. Refer to the oscillator manufacturer for oscillation characteristics.



2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



3. Memory

3.1 R8C/35D Group

Figure 3.1 is a Memory Map of R8C/35D Group. The R8C/35D Group has a 1-Mbyte address space from addresses 00000h to FFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 32-Kbyte internal ROM area is allocated addresses 08000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 1-Kbyte internal RAM area is allocated addresses 00400h to 007FFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.



Figure 3.1

Memory Map of R8C/35D Group

4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.8 list the special function registers and Table 4.9 lists the ID Code Areas and Option Function Select Area.

Address	Register	Symbol	After Reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	00101000b
0007h	System Clock Control Register 1	CM1	0010000b
0008h	Module Standby Control Register	MSTCR	00h
0009h	System Clock Control Register 3	CM3	00h
000Ah	Protect Register	PRCR	00h
000Bh	Reset Source Determination Register	RSTFR	0XXXXXXXb (2)
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Eh	Watchdog Timer Control Register	WDTC	00111111b
0010h			
0011h			
0012h			
0012h			
0014h			
0015h	High-Speed On-Chin Oscillator Control Register 7	FRA7	When shipping
0015h	Thigh-opeed On-Onip Oscillator Control Register 7		When shipping
0010h			
00171			
0010h			
00191			
001Ah			
001Bh	Count Source Protection Mode Perinter	CSDR	00b
ourch	Count Source Protection Mode Register	CSPR	
00/51			10000006 (3)
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0026h	On-Chip Reference Voltage Control Register	OCVREFCR	00h
0027h			
0028h	Clock Prescaler Reset Flag	CPSRF	00h
0029h	High-Speed On-Chip Oscillator Control Register 4	FRA4	When shipping
002Ah	High-Speed On-Chip Oscillator Control Register 5	FRA5	When shipping
002Bh	High-Speed On-Chip Oscillator Control Register 6	FRA6	When shipping
002Ch			
002Dh			
002Eh			
002Fh	High-Speed On-Chip Oscillator Control Register 3	FRA3	When shipping
0030h	Voltage Monitor Circuit Control Register	CMPA	00h
0031h	Voltage Monitor Circuit Edge Select Register	VCAC	00h
0032h			
0033h	Voltage Detect Register 1	VCA1	00001000b
0034h	Voltage Detect Register 2	VCA2	00h ⁽⁴⁾
			0010000b (5)
00355			00100000000
0036h	Voltage Detection 1 Level Select Register	VD1LS	00000111b
00300	Voltage Detection + Level Delect NeyBlet	VDILO	500001115
003711	Voltage Monitor O Circuit Control Registor		1100X010h (4)
003011	Voltage Monto O Oncult Control Register	***00	
			1100X011b ⁽⁵⁾
0039h	Voltage Monitor 1 Circuit Control Register	VW1C	10001010b

Table 4.1SFR Information (1) (1)

X: Undefined

Notes:

1. The blank areas are reserved and cannot be accessed by users.

2. The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, software reset, or watchdog timer reset does not affect this bit.

3. The CSPROINI bit in the OFS register is set to 0.

4. The LVDAS bit in the OFS register is set to 1.

5. The LVDAS bit in the OFS register is set to 0.



Address	Register	Symbol	After Reset
003Ah	Voltage Monitor 2 Circuit Control Register	VW2C	10000010b
003Bb		-	
000001			
003Ch			
003Dh			
003Eh			
003Fh			
0040b			
0040h	Floop Momony Doody Interrupt Control Desigter	EMPDYIC	XXXXX000h
0041h	Flash Memory Ready Interrupt Control Register	FMRDTIC	XXXXXUUUD
0042h			
0043h			
0044h			
0045h			
00466	INTA Interrupt Control Register	INTAIC	XX00X000h
004011			XX00X0000
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h			
0049h			
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bb	UAPT2 Transmit Interrupt Control Pagister		XXXXX000b
00401	UART2 Hanshin Interrupt Control De sister	02110	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
004Ch	UARIZ Receive Interrupt Control Register	SZRIC	XXXXXUUUD
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh			
0050h			l
00516	LIARTO Transmit Interrupt Control Register	SOTIC	XXXXX000b
00511			
0052h	UAKIU Keceive Interrupt Control Register	JUKIC	
0053h			I
0054h			
0055h	INT2 Interrupt Control Register	INT2IC	XX00X000b
0056h	Timer BA Interrupt Control Register	TRAIC	XXXXX000b
005011		TRAIC	~~~~~000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Dh			
00501			
005Dh	INTO Interrupt Control Register	INTOIC	XX00X000b
005Eh	UART2 Bus Collision Detection Interrupt Control Register	U2BCNIC	XXXXX000b
005Fh			
0060h			
0061h			
000111			
0062h			
0063h			
0064h			
0065h			
0066b			
0067h			
000711			
0068h			
0069h			
006Ah			
006Bh			
006Ch			l
00605			l
			l
006Eh			
006Fh			I
0070h			
0071h			
0072h	Voltage Monitor 1 Interrupt Control Register	VCMP1IC	XXXXX000b
007211	Voltage Monitor 1 Interrupt Control Desister		
00730	voltage monitor 2 interrupt Control Register	VUNPZIC	
0074h			
0075h			
0076h			
0077h			
00705			ł
00780			
00/9h			1
001011			
007Ah			
007Ah 007Bh			
007Ah 007Bh 007Ch			
007Ah 007Ah 007Bh 007Ch			
007Ah 007Bh 007Ch 007Dh			
007Ah 007Bh 007Ch 007Dh 007Eh			

Table 4.2SFR Information (2) (1)

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

RENESAS

Address	Register	Symbol	After Reset
0140h			
0141h			
0142h			
0143h			
0144h			
0145h			
0146h			
0140h			
014711			
0140h			
014911			
014AII			
014Bn			
014Ch			
014Dh			
014Eh			
014Fh			
0150h			
0151h			
0152h			
0153h			
0154h			
0155h			
0156h			
0157h			
0158h			
0159h			
015Ah			
015Bh			
015Ch			
015Dh			
015Eh			
015Fh			
0160h			
0161h			
0162h			
0163h			
0164h			
0165h			
0166h			
0167h			
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h			
0171h			
0172h			
0173h			
0174h			
0175h			
0176h			
0177h			
0178h			
0179h			
017Ah			
017Bh			
017Ch			
017Dh			
017Eh			
017Fh			
		1	1

X: Undefined

Note: 1. The blank areas are reserved and cannot be accessed by users.

Symbol	Parameter		Conditions		Standard			Unit
Symbol	i alameter		Cond	Conditions		Тур.	Max.	Onit
-	Resolution		Vref = AVCC		-	-	10	Bit
-	Absolute accuracy	10-bit mode	Vref = AVCC = 5.0 V	AN0 to AN7 input, AN8 to AN11 input	-	-	±3	LSB
			Vref = AVCC = 3.3 V	AN0 to AN7 input, AN8 to AN11 input	-	-	±5	LSB
			Vref = AVCC = 3.0 V	AN0 to AN7 input, AN8 to AN11 input	-	-	±5	LSB
			Vref = AVCC = 2.2 V	AN0 to AN7 input, AN8 to AN11 input	-	-	±5	LSB
		8-bit mode	Vref = AVCC = 5.0 V	AN0 to AN7 input, AN8 to AN11 input	-	-	±2	LSB
			Vref = AVCC = 3.3 V	AN0 to AN7 input, AN8 to AN11 input	-	-	±2	LSB
			Vref = AVcc = 3.0 V	AN0 to AN7 input, AN8 to AN11 input	-	-	±2	LSB
			Vref = AVCC = 2.2 V	AN0 to AN7 input, AN8 to AN11 input	-	-	±2	LSB
φAD	A/D conversion clock		$4.0~\text{V} \leq \text{Vref} = \text{AVCC} \leq$	5.5 V ⁽²⁾	2	-	20	MHz
			$3.2 \text{ V} \leq \text{Vref} = \text{AVcc} \leq 5.5 \text{ V}^{(2)}$		2	-	16	MHz
			$2.7~V \leq Vref = AVcc \leq$	5.5 V ⁽²⁾	2	-	10	MHz
			$2.2~V \leq V \text{ref} = AV \text{CC} \leq$	5.5 V ⁽²⁾	2	-	5	MHz
-	Tolerance level impedance				-	3	-	kΩ
tCONV	Conversion time	10-bit mode	$Vref = AVCC = 5.0 \text{ V}, \phi$	AD = 20 MHz	2.15	-	-	μS
		8-bit mode	$Vref=AVCC=5.0~V,~\varphi$	AD = 20 MHz	2.15	-	-	μS
t SAMP	Sampling time		φAD = 20 MHz		0.75	-	-	μS
IVref	Vref current		Vcc = 5.0 V, XIN = f1	= φAD = 20 MHz	-	45	-	μΑ
Vref	Reference voltage				2.2	-	AVcc	V
VIA	Analog input voltage (3)				0	-	Vref	V
OCVREF	On-chip reference voltage		$2 \text{ MHz} \le \phi \text{AD} \le 4 \text{ MHz}$	Z	1.19	1.34	1.49	V

Table 5.3 A/D Converter Characteristics

Notes:

1. Vcc/AVcc = Vref = 2.2 to 5.5 V, Vss = 0 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-currentconsumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.

3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Table 5.4	Comparator	B Electrical	Characteristics
-----------	------------	--------------	-----------------

Symbol	Baramatar	Condition	Standard			Linit	
Symbol	Falanielei	Condition	Min.	Тур.	Max.	Unit	
Vref	IVREF1, IVREF3 input reference voltage		0	-	Vcc - 1.4	V	
VI	IVCMP1, IVCMP3 input voltage		-0.3	-	Vcc + 0.3	V	
-	Offset		-	5	100	mV	
td	Comparator output delay time (2)	VI = Vref ± 100 mV	-	0.1	-	μs	
Ісмр	Comparator operating current	Vcc = 5.0 V	-	17.5	-	μΑ	

Notes:

1. Vcc = 2.7 to 5.5 V, T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. When the digital filter is disabled.



Symbol	Parameter	Conditions		Linit		
Symbol	Faldinetei	COllumons	Min.	Тур.	Max.	Unit
_	Program/erase endurance (2)		1,000 (3)	_	_	times
-	Byte program time		-	80	500	μs
-	Block erase time		_	0.3	-	S
td(SR-SUS)	Time delay from suspend request until suspend		_	_	5 + CPU clock × 3 cycles	ms
-	Interval from erase start/restart until following suspend request		0	-	-	μS
-	Time from suspend until erase restart		-	-	30 + CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly stopped until reading is enabled		-	-	30 + CPU clock × 1 cycle	μS
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		1.8	-	5.5	V
-	Program, erase temperature		0	-	60	°C
-	Data hold time (7)	Ambient temperature = 55°C	20	-	-	year

Table 5.5 Flash Memory (Program ROM) Electrical Characteristics

Notes:

1. Vcc = 2.7 to 5.5 V at T_{opr} = 0 to 60°C, unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.





Symbol	Paramotor	Condition	Standard			Lloit
Symbol	Faranielei	Condition	Min.	Тур.	Max.	Unit
Vdet0	Voltage detection level Vdet0_0 ⁽²⁾		1.80	1.90	2.05	V
	Voltage detection level Vdet0_1 ⁽²⁾		2.15	2.35	2.50	V
	Voltage detection level Vdet0_2 (2)		2.70	2.85	3.05	V
	Voltage detection level Vdet0_3 ⁽²⁾		3.55	3.80	4.05	V
-	Voltage detection 0 circuit response time ⁽⁴⁾	At the falling of Vcc from 5 V to $(Vdet0_0 - 0.1)$ V	-	6	150	μS
-	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	-	1.5	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	-	100	μS

Table 5.6 **Voltage Detection 0 Circuit Electrical Characteristics**

Notes:

1. The measurement condition is Vcc = 1.8 to 5.5 V and T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version).

2. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.

3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

4. Time until the voltage monitor 0 reset is generated after the voltage passes Vdet0.

Table 5.7 **Voltage Detection 1 Circuit Electrical Characteristics**

Symbol	Parameter	Condition		Standard		
Symbol	i alametei	Condition	Min.	Тур.	Max.	Offic
Vdet1	Voltage detection level Vdet1_0 ⁽²⁾	At the falling of Vcc	2.00	2.20	2.40	V
	Voltage detection level Vdet1_1 ⁽²⁾	At the falling of Vcc	2.15	2.35	2.55	V
	Voltage detection level Vdet1_2 ⁽²⁾	At the falling of Vcc	2.30	2.50	2.70	V
	Voltage detection level Vdet1_3 ⁽²⁾	At the falling of Vcc	2.45	2.65	2.85	V
	Voltage detection level Vdet1_4 ⁽²⁾	At the falling of Vcc	2.60	2.80	3.00	V
	Voltage detection level Vdet1_5 ⁽²⁾	At the falling of Vcc	2.75	2.95	3.15	V
	Voltage detection level Vdet1_6 ⁽²⁾	At the falling of Vcc	2.85	3.10	3.40	V
	Voltage detection level Vdet1_7 ⁽²⁾	At the falling of Vcc	3.00	3.25	3.55	V
	Voltage detection level Vdet1_8 ⁽²⁾	At the falling of Vcc	3.15	3.40	3.70	V
	Voltage detection level Vdet1_9 ⁽²⁾	At the falling of Vcc	3.30	3.55	3.85	V
	Voltage detection level Vdet1_A (2)	At the falling of Vcc	3.45	3.70	4.00	V
	Voltage detection level Vdet1_B (2)	At the falling of Vcc	3.60	3.85	4.15	V
	Voltage detection level Vdet1_C (2)	At the falling of Vcc	3.75	4.00	4.30	V
	Voltage detection level Vdet1_D (2)	At the falling of Vcc	3.90	4.15	4.45	V
	Voltage detection level Vdet1_E (2)	At the falling of Vcc	4.05	4.30	4.60	V
	Voltage detection level Vdet1_F (2)	At the falling of Vcc	4.20	4.45	4.75	V
-	Hysteresis width at the rising of Vcc in voltage detection 1 circuit	Vdet1_0 to Vdet1_5 selected	-	0.07	-	V
		Vdet1_6 to Vdet1_F selected	-	0.10	-	V
-	Voltage detection 1 circuit response time (3)	At the falling of Vcc from 5 V to (Vdet1_0 - 0.1) V	_	60	150	μS
-	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	1.7	—	μA
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽⁴⁾		-	-	100	μs

Notes:

1. The measurement condition is Vcc = 1.8 to 5.5 V and T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version).

Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
 Time until the voltage monitor 1 interrupt request is generated after the voltage passes V_{det1}.

4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

RENESAS

Symbol	Parameter	Condition		Standard			
Symbol	Falanelei	Condition	Min.	Тур.	Max.	Unit	
Vdet2	Voltage detection level Vdet2_0	At the falling of Vcc	3.70	4.00	4.30	V	
_	Hysteresis width at the rising of Vcc in voltage detection 2 circuit		-	0.10	-	V	
_	Voltage detection 2 circuit response time ⁽²⁾	At the falling of Vcc from 5 V to (Vdet2_0 - 0.1) V	-	20	150	μS	
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	1.7	-	μA	
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	-	100	μS	

Table 5.8 Voltage Detection 2 Circuit Electrical Characteristics

Notes:

- 1. The measurement condition is Vcc = 1.8 to 5.5 V and T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.

3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.9 Power-on Reset Circuit ⁽²⁾

Symbol	Parameter	Condition		Unit		
Symbol	Falanetei	Condition	Min.	Тур.	Max.	Unit
t rth	External power Vcc rise gradient (1)		0	-	50000	mV/msec

Notes:

- 1. The measurement condition is $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.
- 2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



Figure 5.3 Power-on Reset Circuit Electrical Characteristics

Table 5.14Electrical Characteristics (2) [3.3 V \leq Vcc \leq 5.5 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Paramotor		Condition	Standard		rd Unit	
Symbol	Falameter		Condition	Min.	Typ.	Max.	Unit
Icc	Power supply current (Vcc = 3.3 to 5.5 V)	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	6.5	15	mA
	Single-chip mode, output pins are open, other pins are		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	5.3	12.5	mA
	Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	3.6	-	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3.0	_	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.2	-	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	-	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	7.0	15	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3.0	-	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTTRC = 1	_	1	-	mA
	Low-speed on-chip oscillator mo Low-speed clock mode	Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	_	90	400	μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0	_	85	400	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	_	47	-	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	15	100	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	4	90	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	3.5	-	μA
		Stop mode	XIN clock off, Topr = 25° C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5.0	μΑ
			XIN clock off, Topr = 85° C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	5.0	-	μΑ



Table 5.20Electrical Characteristics (4) [2.7 V \leq Vcc < 3.3 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition	Min	Standar	d Max	Unit
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division		3.5	10	mA
	output pins are open, other pins are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.5	7.5	mA
		High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	7.0	15	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3.0	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	4.0	-	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTTRC = 1	_	1	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	_	90	390	μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0	-	80	400	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	_	40	_	μΑ
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	-	15	90	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	-	4	80	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0. VCA20 = 1	_	3.5	_	μΑ
		Stop mode	XIN clock off, $T_{opr} = 25^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5.0	μΑ
			XIN clock off, T _{opr} = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	5.0	_	μΑ



Table 5.23Serial Interface

Symbol	Parameter	Stan	Linit	
Symbol	raiameter		Max.	Offic
tc(CK)	CLKi input cycle time	300	-	ns
tw(ckh)	CLKi input "H" width	150	-	ns
tW(CKL)	CLKi Input "L" width	150	-	ns
td(C-Q)	TXDi output delay time	-	80	ns
th(C-Q)	TXDi hold time	0	-	ns
tsu(D-C)	RXDi input setup time	70	-	ns
th(C-D)	RXDi input hold time	90	-	ns

i = 0, 2



Figure 5.10 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.24 External Interrupt INTi (i = 0 to 4) Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol	Parameter		Standard		
			Max.	Unit	
tw(INH)	INTi input "H" width, Kli input "H" width	380 (1)	-	ns	
tw(INL)	INTi input "L" width, Kli input "L" width	380 (2)	-	ns	

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.



Figure 5.11 Input Timing for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 3 V

Symbol	Parameter		Condition		St	andard		Llpit
Symbol	Fala	ameter	Condition		Min.	Тур.	Max.	Onit
Vон	Output "H" voltage	Other than XOUT	Drive capacity High	Iон = -2 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity Low	Iон = -1 mA	Vcc - 0.5	-	Vcc	V
		XOUT		Іон = -200 μА	1.0	-	Vcc	V
Vol	Output "L" voltage	Other than XOUT	Drive capacity High	Iol = 2 mA	-	-	0.5	V
			Drive capacity Low	IoL = 1 mA	-	-	0.5	V
		XOUT		IoL = 200 μA	-	-	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, INT4, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXD0, RXD2, CLK0, CLK2 RESET			0.05	0.20	_	V
Ін	Input "H" current	1	VI = 2.2 V, Vcc = 2.2	V	-	_	4.0	μA
lı∟	Input "L" current		VI = 0 V, Vcc = 2.2 V	/	-	-	-4.0	μA
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 2.2 V	1	70	140	300	kΩ
Rfxin	Feedback resistance	XIN			-	0.3	_	MΩ
Rfxcin	Feedback resistance	XCIN			_	8	_	MΩ
VRAM	RAM hold voltage		During stop mode		1.8	_	-	V

Table 5.25	Electrical Characteristics	(5) [1.8 V ≤ VCC	< 2.7 V]
------------	----------------------------	------------------	-----------------

Note:

1. 1.8 V \leq Vcc < 2.7 V at T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 5 MHz, unless otherwise specified.



Table 5.29Serial Interface

Symbol	Parameter	Stan	Linit	
Symbol	raiameter		Max.	Onit
tc(CK)	CLKi input cycle time	800	-	ns
tw(ckh)	CLKi input "H" width	400	-	ns
tW(CKL)	CLKi input "L" width	400	-	ns
td(C-Q)	TXDi output delay time	-	200	ns
th(C-Q)	TXDi hold time	0	-	ns
tsu(D-C)	RXDi input setup time	150	-	ns
th(C-D)	RXDi input hold time	90	-	ns
			-	

i = 0, 2



Figure 5.14Serial Interface Timing Diagram when Vcc = 2.2 V

Table 5.30 External Interrupt INTi (i = 0 to 4) Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol	Parameter	Standard		Lloit
		Min.	Max.	Onit
tw(INH)	INTi input "H" width, Kli input "H" width	1000 (1)	-	ns
tw(INL)	INTi input "L" width, Kli input "L" width	1000 (2)	-	ns

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.



Figure 5.15 Input Timing for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 2.2 V

REVISION HISTORY	R8C/35D Group Datasheet
REVISION HISTORY	Roc/SSD Gloup Datasheet

Rev.	Date	Description		
		Page	Summary	
0.01	Sep 10, 2009	_	First Edition issued	
1.00	Mar 26, 2010	All pages	"Preliminary", "Under development" deleted	
		4	Table 1.3 revised	
		23 to 42	"5. Electrical Characteristics" added	

All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do
 not access these addresses; the correct operation of LSI is not guaranteed if they are
 accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.