




Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                     |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                              |
| Core Processor             | ARM® Cortex®-M3                                                                                                                                                     |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                  |
| Speed                      | 40MHz                                                                                                                                                               |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, SmartCard, SPI, UART/USART                                                                                                          |
| Peripherals                | Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT                                                                                                        |
| Number of I/O              | 20                                                                                                                                                                  |
| Program Memory Size        | 256KB (256K x 8)                                                                                                                                                    |
| Program Memory Type        | FLASH                                                                                                                                                               |
| EEPROM Size                | -                                                                                                                                                                   |
| RAM Size                   | 32K x 8                                                                                                                                                             |
| Voltage - Supply (Vcc/Vdd) | 1.85V ~ 3.8V                                                                                                                                                        |
| Data Converters            | A/D 24x12b                                                                                                                                                          |
| Oscillator Type            | Internal                                                                                                                                                            |
| Operating Temperature      | -40°C ~ 125°C (TJ)                                                                                                                                                  |
| Mounting Type              | Surface Mount                                                                                                                                                       |
| Package / Case             | 32-VFQFN Exposed Pad                                                                                                                                                |
| Supplier Device Package    | 32-QFN (5x5)                                                                                                                                                        |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/silicon-labs/efm32jg1b100f256im32-c0r">https://www.e-xfl.com/product-detail/silicon-labs/efm32jg1b100f256im32-c0r</a> |

## 3. System Overview

### 3.1 Introduction

The EFM32JG1 product family is well suited for any battery operated application as well as other systems requiring high performance and low energy consumption. This section gives a short introduction to the MCU system. The detailed functional description can be found in the EFM32JG1 Reference Manual.

A block diagram of the EFM32JG1 family is shown in [Figure 3.1 Detailed EFM32JG1 Block Diagram on page 3](#). The diagram shows a superset of features available on the family, which vary by OPN. For more information about specific device features, consult [Ordering Information](#).




Figure 3.1. Detailed EFM32JG1 Block Diagram

### 3.11 Memory Map

The EFM32JG1 memory map is shown in the figures below. RAM and flash sizes are for the largest memory configuration.




Figure 3.2. EFM32JG1 Memory Map — Core Peripherals and Code Space

| Parameter                     | Symbol          | Test Condition                                                                            | Min | Typ | Max | Unit          |
|-------------------------------|-----------------|-------------------------------------------------------------------------------------------|-----|-----|-----|---------------|
| Max load current              | $I_{LOAD\_MAX}$ | Low noise (LN) mode, Heavy Drive <sup>4</sup> , $T_{amb} \leq 85\text{ }^{\circ}\text{C}$ | —   | —   | 200 | mA            |
|                               |                 | Low noise (LN) mode, Heavy Drive <sup>4</sup> , $T_{amb} > 85\text{ }^{\circ}\text{C}$    | —   | —   | 100 | mA            |
|                               |                 | Low noise (LN) mode, Medium Drive <sup>4</sup>                                            | —   | —   | 100 | mA            |
|                               |                 | Low noise (LN) mode, Light Drive <sup>4</sup>                                             | —   | —   | 50  | mA            |
|                               |                 | Low power (LP) mode, LPCMPBIAS <sup>3</sup> = 0                                           | —   | —   | 75  | $\mu\text{A}$ |
|                               |                 | Low power (LP) mode, LPCMPBIAS <sup>3</sup> = 3                                           | —   | —   | 10  | mA            |
| DCDC nominal output capacitor | $C_{DCDC}$      | 25% tolerance                                                                             | 1   | 1   | 1   | $\mu\text{F}$ |
| DCDC nominal output inductor  | $L_{DCDC}$      | 20% tolerance                                                                             | 4.7 | 4.7 | 4.7 | $\mu\text{H}$ |
| Resistance in Bypass mode     | $R_{BYP}$       |                                                                                           | —   | 1.2 | 2.5 | $\Omega$      |

**Note:**

1. Due to internal dropout, the DC-DC output will never be able to reach its input voltage,  $V_{VREGVDD}$
2. LP mode controller is a hysteretic controller that maintains the output voltage within the specified limits
3. In EMU\_DCDCMISCCTRL register
4. Drive levels are defined by configuration of the PFETCNT and NFETCNT registers. Light Drive: PFETCNT=NFETCNT=3; Medium Drive: PFETCNT=NFETCNT=7; Heavy Drive: PFETCNT=NFETCNT=15.

## 4.1.6 Wake up times

Table 4.8. Wake up times

| Parameter                                                                                                        | Symbol               | Test Condition            | Min | Typ  | Max | Unit       |
|------------------------------------------------------------------------------------------------------------------|----------------------|---------------------------|-----|------|-----|------------|
| Wake up from EM2 Deep Sleep                                                                                      | t <sub>EM2_WU</sub>  | Code execution from flash | —   | 10.7 | —   | μs         |
|                                                                                                                  |                      | Code execution from RAM   | —   | 3    | —   | μs         |
| Wakeup time from EM1 Sleep                                                                                       | t <sub>EM1_WU</sub>  | Executing from flash      | —   | 3    | —   | AHB Clocks |
|                                                                                                                  |                      | Executing from RAM        | —   | 3    | —   | AHB Clocks |
| Wake up from EM3 Stop                                                                                            | t <sub>EM3_WU</sub>  | Executing from flash      | —   | 10.7 | —   | μs         |
|                                                                                                                  |                      | Executing from RAM        | —   | 3    | —   | μs         |
| Wake up from EM4H Hiber-nate <sup>1</sup>                                                                        | t <sub>EM4H_WU</sub> | Executing from flash      | —   | 60   | —   | μs         |
| Wake up from EM4S Shut-off <sup>1</sup>                                                                          | t <sub>EM4S_WU</sub> |                           | —   | 290  | —   | μs         |
| <b>Note:</b><br>1. Time from wakeup request until first instruction is executed. Wakeup results in device reset. |                      |                           |     |      |     |            |

## 4.1.7 Brown Out Detector

Table 4.9. Brown Out Detector

| Parameter           | Symbol               | Test Condition                     | Min  | Typ | Max  | Unit    |
|---------------------|----------------------|------------------------------------|------|-----|------|---------|
| DVDD BOD threshold  | $V_{DVDDBOD}$        | DVDD rising                        | —    | —   | 1.62 | V       |
|                     |                      | DVDD falling                       | 1.35 | —   | —    | V       |
| DVDD BOD hysteresis | $V_{DVDDBOD\_HYST}$  |                                    | —    | 24  | —    | mV      |
| DVDD response time  | $t_{DVDDBOD\_DELAY}$ | Supply drops at 0.1V/ $\mu s$ rate | —    | 2.4 | —    | $\mu s$ |
| AVDD BOD threshold  | $V_{AVddbOD}$        | AVDD rising                        | —    | —   | 1.85 | V       |
|                     |                      | AVDD falling                       | 1.62 | —   | —    | V       |
| AVDD BOD hysteresis | $V_{AVddbOD\_HYST}$  |                                    | —    | 21  | —    | mV      |
| AVDD response time  | $t_{AVddbOD\_DELAY}$ | Supply drops at 0.1V/ $\mu s$ rate | —    | 2.4 | —    | $\mu s$ |
| EM4 BOD threshold   | $V_{EM4BOD}$         | AVDD rising                        | —    | —   | 1.7  | V       |
|                     |                      | AVDD falling                       | 1.45 | —   | —    | V       |
| EM4 BOD hysteresis  | $V_{EM4BOD\_HYST}$   |                                    | —    | 46  | —    | mV      |
| EM4 response time   | $t_{EM4BOD\_DELAY}$  | Supply drops at 0.1V/ $\mu s$ rate | —    | 300 | —    | $\mu s$ |

## 4.1.8 Oscillators

## 4.1.8.1 LFXO

Table 4.10. LFXO

| Parameter                                                | Symbol                     | Test Condition                                                                  | Min | Typ    | Max | Unit       |
|----------------------------------------------------------|----------------------------|---------------------------------------------------------------------------------|-----|--------|-----|------------|
| Crystal frequency                                        | $f_{\text{LFXO}}$          |                                                                                 | —   | 32.768 | —   | kHz        |
| Supported crystal equivalent series resistance (ESR)     | $\text{ESR}_{\text{LFXO}}$ |                                                                                 | —   | —      | 70  | k $\Omega$ |
| Supported range of crystal load capacitance <sup>1</sup> | $C_{\text{LFXO\_CL}}$      |                                                                                 | 6   | —      | 18  | pF         |
| On-chip tuning cap range <sup>2</sup>                    | $C_{\text{LFXO\_T}}$       | On each of LFX TAL_N and LFX TAL_P pins                                         | 8   | —      | 40  | pF         |
| On-chip tuning cap step size                             | $\text{SS}_{\text{LFXO}}$  |                                                                                 | —   | 0.25   | —   | pF         |
| Current consumption after startup <sup>3</sup>           | $I_{\text{LFXO}}$          | ESR = 70 k $\Omega$ , $C_L$ = 7 pF, GAIN <sup>4</sup> = 3, AGC <sup>4</sup> = 1 | —   | 273    | —   | nA         |
| Start- up time                                           | $t_{\text{LFXO}}$          | ESR=70 k $\Omega$ , $C_L$ = 7 pF, GAIN <sup>4</sup> = 2                         | —   | 308    | —   | ms         |

**Note:**

1. Total load capacitance as seen by the crystal
2. The effective load capacitance seen by the crystal will be  $C_{\text{LFXO\_T}}/2$ . This is because each XTAL pin has a tuning cap and the two caps will be seen in series by the crystal.
3. Block is supplied by AVDD if ANASW = 0, or DVDD if ANASW=1 in EMU\_PWRCTRL register
4. In CMU\_LFXOCTRL register

## 4.1.8.4 HFRCO and AUXHFRCO

Table 4.13. HFRCO and AUXHFRCO

| Parameter                           | Symbol                  | Test Condition                                            | Min  | Typ | Max | Unit          |
|-------------------------------------|-------------------------|-----------------------------------------------------------|------|-----|-----|---------------|
| Frequency Accuracy                  | $f_{\text{HFRCO\_ACC}}$ | Any frequency band, across supply voltage and temperature | -2.5 | —   | 2.5 | %             |
| Start-up time                       | $t_{\text{HFRCO}}$      | $f_{\text{HFRCO}} \geq 19 \text{ MHz}$                    | —    | 300 | —   | ns            |
|                                     |                         | $4 < f_{\text{HFRCO}} < 19 \text{ MHz}$                   | —    | 1   | —   | $\mu\text{s}$ |
|                                     |                         | $f_{\text{HFRCO}} \leq 4 \text{ MHz}$                     | —    | 2.5 | —   | $\mu\text{s}$ |
| Current consumption on all supplies | $I_{\text{HFRCO}}$      | $f_{\text{HFRCO}} = 38 \text{ MHz}$                       | —    | 204 | 228 | $\mu\text{A}$ |
|                                     |                         | $f_{\text{HFRCO}} = 32 \text{ MHz}$                       | —    | 171 | 190 | $\mu\text{A}$ |
|                                     |                         | $f_{\text{HFRCO}} = 26 \text{ MHz}$                       | —    | 147 | 164 | $\mu\text{A}$ |
|                                     |                         | $f_{\text{HFRCO}} = 19 \text{ MHz}$                       | —    | 126 | 138 | $\mu\text{A}$ |
|                                     |                         | $f_{\text{HFRCO}} = 16 \text{ MHz}$                       | —    | 110 | 120 | $\mu\text{A}$ |
|                                     |                         | $f_{\text{HFRCO}} = 13 \text{ MHz}$                       | —    | 100 | 110 | $\mu\text{A}$ |
|                                     |                         | $f_{\text{HFRCO}} = 7 \text{ MHz}$                        | —    | 81  | 91  | $\mu\text{A}$ |
|                                     |                         | $f_{\text{HFRCO}} = 4 \text{ MHz}$                        | —    | 33  | 35  | $\mu\text{A}$ |
|                                     |                         | $f_{\text{HFRCO}} = 2 \text{ MHz}$                        | —    | 31  | 35  | $\mu\text{A}$ |
|                                     |                         | $f_{\text{HFRCO}} = 1 \text{ MHz}$                        | —    | 30  | 35  | $\mu\text{A}$ |
| Step size                           | $SS_{\text{HFRCO}}$     | Coarse (% of period)                                      | —    | 0.8 | —   | %             |
|                                     |                         | Fine (% of period)                                        | —    | 0.1 | —   | %             |
| Period Jitter                       | $PJ_{\text{HFRCO}}$     |                                                           | —    | 0.2 | —   | % RMS         |

## 4.1.8.5 ULFRCO

Table 4.14. ULFRCO

| Parameter             | Symbol              | Test Condition | Min  | Typ | Max  | Unit |
|-----------------------|---------------------|----------------|------|-----|------|------|
| Oscillation frequency | $f_{\text{ULFRCO}}$ |                | 0.95 | 1   | 1.07 | kHz  |

| Parameter                                                                                                                                                                                                                                                 | Symbol | Test Condition | Min | Typ | Max | Unit |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|----------------|-----|-----|-----|------|
| <b>Note:</b> <ol style="list-style-type: none"> <li>1. PSRR is referenced to AVDD when ANASW=0 and to DVDD when ANASW=1 in EMU_PWRCTRL</li> <li>2. In ADCn_CNTL register</li> <li>3. In ADCn_BIASPROG register</li> <li>4. Derived from ADCCLK</li> </ol> |        |                |     |     |     |      |



## 4.1.14 Analog Comparator (ACMP)

Table 4.20. ACMP

| Parameter                                                                         | Symbol         | Test Condition                                              | Min   | Typ | Max                | Unit    |
|-----------------------------------------------------------------------------------|----------------|-------------------------------------------------------------|-------|-----|--------------------|---------|
| Input voltage range                                                               | $V_{ACMPIN}$   | $ACMPVDD = ACMPn\_CTRL\_PWRSEL^1$                           | 0     | —   | $V_{ACMPVDD}$      | V       |
| Supply Voltage                                                                    | $V_{ACMPVDD}$  | $BIASPROG^2 \leq 0x10$ or FULL-BIAS <sup>2</sup> = 0        | 1.85  | —   | $V_{VREGVDD\_MAX}$ | V       |
|                                                                                   |                | $0x10 < BIASPROG^2 \leq 0x20$ and FULLBIAS <sup>2</sup> = 1 | 2.1   | —   | $V_{VREGVDD\_MAX}$ | V       |
| Active current not including voltage reference                                    | $I_{ACMP}$     | $BIASPROG^2 = 1$ , FULLBIAS <sup>2</sup> = 0                | —     | 50  | —                  | nA      |
|                                                                                   |                | $BIASPROG^2 = 0x10$ , FULLBIAS <sup>2</sup> = 0             | —     | 306 | —                  | nA      |
|                                                                                   |                | $BIASPROG^2 = 0x20$ , FULLBIAS <sup>2</sup> = 1             | —     | 74  | 95                 | $\mu A$ |
| Current consumption of internal voltage reference                                 | $I_{ACMPREF}$  | VLP selected as input using 2.5 V Reference / 4 (0.625 V)   | —     | 50  | —                  | nA      |
|                                                                                   |                | VLP selected as input using VDD                             | —     | 20  | —                  | nA      |
|                                                                                   |                | VBDIV selected as input using 1.25 V reference / 1          | —     | 4.1 | —                  | $\mu A$ |
|                                                                                   |                | VADIV selected as input using VDD/1                         | —     | 2.4 | —                  | $\mu A$ |
| Hysteresis ( $V_{CM} = 1.25$ V, $BIASPROG^2 = 0x10$ , FULL-BIAS <sup>2</sup> = 1) | $V_{ACMPHYST}$ | HYSTSEL <sup>3</sup> = HYST0                                | -1.75 | 0   | 1.75               | mV      |
|                                                                                   |                | HYSTSEL <sup>3</sup> = HYST1                                | 10    | 18  | 26                 | mV      |
|                                                                                   |                | HYSTSEL <sup>3</sup> = HYST2                                | 21    | 32  | 46                 | mV      |
|                                                                                   |                | HYSTSEL <sup>3</sup> = HYST3                                | 27    | 44  | 63                 | mV      |
|                                                                                   |                | HYSTSEL <sup>3</sup> = HYST4                                | 32    | 55  | 80                 | mV      |
|                                                                                   |                | HYSTSEL <sup>3</sup> = HYST5                                | 38    | 65  | 100                | mV      |
|                                                                                   |                | HYSTSEL <sup>3</sup> = HYST6                                | 43    | 77  | 121                | mV      |
|                                                                                   |                | HYSTSEL <sup>3</sup> = HYST7                                | 47    | 86  | 148                | mV      |
|                                                                                   |                | HYSTSEL <sup>3</sup> = HYST8                                | -4    | 0   | 4                  | mV      |
|                                                                                   |                | HYSTSEL <sup>3</sup> = HYST9                                | -27   | -18 | -10                | mV      |
|                                                                                   |                | HYSTSEL <sup>3</sup> = HYST10                               | -47   | -32 | -18                | mV      |
|                                                                                   |                | HYSTSEL <sup>3</sup> = HYST11                               | -64   | -43 | -27                | mV      |
|                                                                                   |                | HYSTSEL <sup>3</sup> = HYST12                               | -78   | -54 | -32                | mV      |
|                                                                                   |                | HYSTSEL <sup>3</sup> = HYST13                               | -93   | -64 | -37                | mV      |
|                                                                                   |                | HYSTSEL <sup>3</sup> = HYST14                               | -113  | -74 | -42                | mV      |
|                                                                                   |                | HYSTSEL <sup>3</sup> = HYST15                               | -135  | -85 | -47                | mV      |

**I2C Fast-mode Plus (Fm+)****Table 4.23. I2C Fast-mode Plus (Fm+)<sup>1</sup>**

| Parameter                                        | Symbol              | Test Condition | Min  | Typ | Max  | Unit |
|--------------------------------------------------|---------------------|----------------|------|-----|------|------|
| SCL clock frequency <sup>2</sup>                 | f <sub>SCL</sub>    |                | 0    | —   | 1000 | kHz  |
| SCL clock low time                               | t <sub>LOW</sub>    |                | 0.5  | —   | —    | μs   |
| SCL clock high time                              | t <sub>HIGH</sub>   |                | 0.26 | —   | —    | μs   |
| SDA set-up time                                  | t <sub>SU,DAT</sub> |                | 50   | —   | —    | ns   |
| SDA hold time                                    | t <sub>HD,DAT</sub> |                | 100  | —   | —    | ns   |
| Repeated START condition set-up time             | t <sub>SU,STA</sub> |                | 0.26 | —   | —    | μs   |
| (Repeated) START condition hold time             | t <sub>HD,STA</sub> |                | 0.26 | —   | —    | μs   |
| STOP condition set-up time                       | t <sub>SU,STO</sub> |                | 0.26 | —   | —    | μs   |
| Bus free time between a STOP and START condition | t <sub>BUF</sub>    |                | 0.5  | —   | —    | μs   |

**Note:**

1. For CLHR set to 0 or 1 in the I2Cn\_CTRL register
2. For the minimum HPERCLK frequency required in Fast-mode Plus, refer to the I2C chapter in the reference manual




Figure 4.7. DC-DC Converter Transition Waveforms

### 4.2.3 Internal Oscillators




Figure 4.8. HFRCO and AUXHFRCO Typical Performance at 38 MHz






Figure 4.9. HFRCO and AUXHFRCO Typical Performance at 32 MHz



**Figure 4.18. LFRCO Typical Performance at 32.768 kHz**



**Figure 4.19. ULFRCO Typical Performance at 1 kHz**

## 6. Pin Definitions

### 6.1 EFM32JG1 QFN48 with DC-DC Definition




Figure 6.1. EFM32JG1 QFN48 with DC-DC Pinout

Table 6.1. QFN48 with DC-DC Device Pinout

| QFN48 Pin# and Name |          | Pin Alternate Functionality / Description |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                           |                                                                                                                                        |
|---------------------|----------|-------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------|
| Pin #               | Pin Name | Analog                                    | Timers                                                                                                                                                                                                                                           | Communication                                                                                                                                                                                                             | Other                                                                                                                                  |
| 0                   | RFVSS    | Radio Ground                              |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                           |                                                                                                                                        |
| 1                   | PF0      | BUSAX<br>BUSBY                            | TIM0_CC0 #24<br>TIM0_CC1 #23<br>TIM0_CC2 #22<br>TIM0_CDTI0 #21<br>TIM0_CDTI1 #20<br>TIM0_CDTI2 #19<br>TIM1_CC0 #24<br>TIM1_CC1 #23<br>TIM1_CC2 #22<br>TIM1_CC3 #21 LE-<br>TIM0_OUT0 #24 LE-<br>TIM0_OUT1 #23<br>PCNT0_S0IN #24<br>PCNT0_S1IN #23 | US0_TX #24 US0_RX<br>#23 US0_CLK #22<br>US0_CS #21 US0_CTS<br>#20 US0_RTS #19<br>US1_TX #24 US1_RX<br>#23 US1_CLK #22<br>US1_CS #21 US1_CTS<br>#20 US1_RTS #19<br>LEU0_TX #24 LEU0_RX<br>#23 I2C0_SDA #24<br>I2C0_SCL #23 | PRS_CH0 #0 PRS_CH1<br>#7 PRS_CH2 #6<br>PRS_CH3 #5 ACMP0_O<br>#24 ACMP1_O #24<br>DBG_SWCLKTCK #0<br>BOOT_TX                             |
| 2                   | PF1      | BUSAY<br>BUSBX                            | TIM0_CC0 #25<br>TIM0_CC1 #24<br>TIM0_CC2 #23<br>TIM0_CDTI0 #22<br>TIM0_CDTI1 #21<br>TIM0_CDTI2 #20<br>TIM1_CC0 #25<br>TIM1_CC1 #24<br>TIM1_CC2 #23<br>TIM1_CC3 #22 LE-<br>TIM0_OUT0 #25 LE-<br>TIM0_OUT1 #24<br>PCNT0_S0IN #25<br>PCNT0_S1IN #24 | US0_TX #25 US0_RX<br>#24 US0_CLK #23<br>US0_CS #22 US0_CTS<br>#21 US0_RTS #20<br>US1_TX #25 US1_RX<br>#24 US1_CLK #23<br>US1_CS #22 US1_CTS<br>#21 US1_RTS #20<br>LEU0_TX #25 LEU0_RX<br>#24 I2C0_SDA #25<br>I2C0_SCL #24 | PRS_CH0 #1 PRS_CH1<br>#0 PRS_CH2 #7<br>PRS_CH3 #6 ACMP0_O<br>#25 ACMP1_O #25<br>DBG_SWDIOTMS #0<br>BOOT_RX                             |
| 3                   | PF2      | BUSAX<br>BUSBY                            | TIM0_CC0 #26<br>TIM0_CC1 #25<br>TIM0_CC2 #24<br>TIM0_CDTI0 #23<br>TIM0_CDTI1 #22<br>TIM0_CDTI2 #21<br>TIM1_CC0 #26<br>TIM1_CC1 #25<br>TIM1_CC2 #24<br>TIM1_CC3 #23 LE-<br>TIM0_OUT0 #26 LE-<br>TIM0_OUT1 #25<br>PCNT0_S0IN #26<br>PCNT0_S1IN #25 | US0_TX #26 US0_RX<br>#25 US0_CLK #24<br>US0_CS #23 US0_CTS<br>#22 US0_RTS #21<br>US1_TX #26 US1_RX<br>#25 US1_CLK #24<br>US1_CS #23 US1_CTS<br>#22 US1_RTS #21<br>LEU0_TX #26 LEU0_RX<br>#25 I2C0_SDA #26<br>I2C0_SCL #25 | CMU_CLK0 #6<br>PRS_CH0 #2 PRS_CH1<br>#1 PRS_CH2 #0<br>PRS_CH3 #7 ACMP0_O<br>#26 ACMP1_O #26<br>DBG_TDO #0<br>DBG_SWO #0<br>GPIO_EM4WU0 |

| QFN48 Pin# and Name |           | Pin Alternate Functionality / Description                                                                                                                                                   |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                           |                                                                                                            |
|---------------------|-----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------|
| Pin #               | Pin Name  | Analog                                                                                                                                                                                      | Timers                                                                                                                                                                                                                                           | Communication                                                                                                                                                                                                             | Other                                                                                                      |
| 8                   | PF7       | BUSAY<br>BUSBX                                                                                                                                                                              | TIM0_CC0 #31<br>TIM0_CC1 #30<br>TIM0_CC2 #29<br>TIM0_CDTI0 #28<br>TIM0_CDTI1 #27<br>TIM0_CDTI2 #26<br>TIM1_CC0 #31<br>TIM1_CC1 #30<br>TIM1_CC2 #29<br>TIM1_CC3 #28 LE-<br>TIM0_OUT0 #31 LE-<br>TIM0_OUT1 #30<br>PCNT0_S0IN #31<br>PCNT0_S1IN #30 | US0_TX #31 US0_RX<br>#30 US0_CLK #29<br>US0_CS #28 US0_CTS<br>#27 US0_RTS #26<br>US1_TX #31 US1_RX<br>#30 US1_CLK #29<br>US1_CS #28 US1_CTS<br>#27 US1_RTS #26<br>LEU0_TX #31 LEU0_RX<br>#30 I2C0_SDA #31<br>I2C0_SCL #30 | CMU_CLK0 #7<br>PRS_CH0 #7 PRS_CH1<br>#6 PRS_CH2 #5<br>PRS_CH3 #4 ACMP0_O<br>#31 ACMP1_O #31<br>GPIO_EM4WU1 |
| 9                   | AVDD      | Analog power supply .                                                                                                                                                                       |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                           |                                                                                                            |
| 10                  | HFX TAL_N | High Frequency Crystal input pin.                                                                                                                                                           |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                           |                                                                                                            |
| 11                  | HFX TAL_P | High Frequency Crystal output pin.                                                                                                                                                          |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                           |                                                                                                            |
| 12                  | RESETn    | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                           |                                                                                                            |
| 13                  | NC        | No Connect.                                                                                                                                                                                 |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                           |                                                                                                            |
| 14                  | NC        | No Connect.                                                                                                                                                                                 |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                           |                                                                                                            |
| 15                  | NC        | No Connect.                                                                                                                                                                                 |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                           |                                                                                                            |
| 16                  | NC        | No Connect.                                                                                                                                                                                 |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                           |                                                                                                            |
| 17                  | NC        | No Connect.                                                                                                                                                                                 |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                           |                                                                                                            |
| 18                  | PD9       | BUSCY<br>BUSDX                                                                                                                                                                              | TIM0_CC0 #17<br>TIM0_CC1 #16<br>TIM0_CC2 #15<br>TIM0_CDTI0 #14<br>TIM0_CDTI1 #13<br>TIM0_CDTI2 #12<br>TIM1_CC0 #17<br>TIM1_CC1 #16<br>TIM1_CC2 #15<br>TIM1_CC3 #14 LE-<br>TIM0_OUT0 #17 LE-<br>TIM0_OUT1 #16<br>PCNT0_S0IN #17<br>PCNT0_S1IN #16 | US0_TX #17 US0_RX<br>#16 US0_CLK #15<br>US0_CS #14 US0_CTS<br>#13 US0_RTS #12<br>US1_TX #17 US1_RX<br>#16 US1_CLK #15<br>US1_CS #14 US1_CTS<br>#13 US1_RTS #12<br>LEU0_TX #17 LEU0_RX<br>#16 I2C0_SDA #17<br>I2C0_SCL #16 | CMU_CLK0 #4<br>PRS_CH3 #8 PRS_CH4<br>#0 PRS_CH5 #6<br>PRS_CH6 #11<br>ACMP0_O #17<br>ACMP1_O #17            |
| 19                  | PD10      | BUSCX<br>BUSDY                                                                                                                                                                              | TIM0_CC0 #18<br>TIM0_CC1 #17<br>TIM0_CC2 #16<br>TIM0_CDTI0 #15<br>TIM0_CDTI1 #14<br>TIM0_CDTI2 #13<br>TIM1_CC0 #18<br>TIM1_CC1 #17<br>TIM1_CC2 #16<br>TIM1_CC3 #15 LE-<br>TIM0_OUT0 #18 LE-<br>TIM0_OUT1 #17<br>PCNT0_S0IN #18<br>PCNT0_S1IN #17 | US0_TX #18 US0_RX<br>#17 US0_CLK #16<br>US0_CS #15 US0_CTS<br>#14 US0_RTS #13<br>US1_TX #18 US1_RX<br>#17 US1_CLK #16<br>US1_CS #15 US1_CTS<br>#14 US1_RTS #13<br>LEU0_TX #18 LEU0_RX<br>#17 I2C0_SDA #18<br>I2C0_SCL #17 | CMU_CLK1 #4<br>PRS_CH3 #9 PRS_CH4<br>#1 PRS_CH5 #0<br>PRS_CH6 #12<br>ACMP0_O #18<br>ACMP1_O #18            |



| QFN48 Pin# and Name |          | Pin Alternate Functionality / Description |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                           |                                                                                                                |
|---------------------|----------|-------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------|
| Pin #               | Pin Name | Analog                                    | Timers                                                                                                                                                                                                                                           | Communication                                                                                                                                                                                                             | Other                                                                                                          |
| 24                  | PD15     | BUSCY<br>BUSDX                            | TIM0_CC0 #23<br>TIM0_CC1 #22<br>TIM0_CC2 #21<br>TIM0_CDTI0 #20<br>TIM0_CDTI1 #19<br>TIM0_CDTI2 #18<br>TIM1_CC0 #23<br>TIM1_CC1 #22<br>TIM1_CC2 #21<br>TIM1_CC3 #20 LE-<br>TIM0_OUT0 #23 LE-<br>TIM0_OUT1 #22<br>PCNT0_S0IN #23<br>PCNT0_S1IN #22 | US0_TX #23 US0_RX<br>#22 US0_CLK #21<br>US0_CS #20 US0_CTS<br>#19 US0_RTS #18<br>US1_TX #23 US1_RX<br>#22 US1_CLK #21<br>US1_CS #20 US1_CTS<br>#19 US1_RTS #18<br>LEU0_TX #23 LEU0_RX<br>#22 I2C0_SDA #23<br>I2C0_SCL #22 | CMU_CLK1 #5<br>PRS_CH3 #14<br>PRS_CH4 #6 PRS_CH5<br>#5 PRS_CH6 #17<br>ACMP0_O #23<br>ACMP1_O #23<br>DBG_SWO #2 |
| 25                  | PA0      | ADC0_EXTN<br>BUSCX<br>BUSDY               | TIM0_CC0 #0<br>TIM0_CC1 #31<br>TIM0_CC2 #30<br>TIM0_CDTI0 #29<br>TIM0_CDTI1 #28<br>TIM0_CDTI2 #27<br>TIM1_CC0 #0<br>TIM1_CC1 #31<br>TIM1_CC2 #30<br>TIM1_CC3 #29 LE-<br>TIM0_OUT0 #0 LE-<br>TIM0_OUT1 #31<br>PCNT0_S0IN #0<br>PCNT0_S1IN #31     | US0_TX #0 US0_RX<br>#31 US0_CLK #30<br>US0_CS #29 US0_CTS<br>#28 US0_RTS #27<br>US1_TX #0 US1_RX<br>#31 US1_CLK #30<br>US1_CS #29 US1_CTS<br>#28 US1_RTS #27<br>LEU0_TX #0 LEU0_RX<br>#31 I2C0_SDA #0<br>I2C0_SCL #31     | CMU_CLK1 #0<br>PRS_CH6 #0 PRS_CH7<br>#10 PRS_CH8 #9<br>PRS_CH9 #8 ACMP0_O<br>#0 ACMP1_O #0                     |
| 26                  | PA1      | ADC0_EXTP<br>BUSCY<br>BUSDX               | TIM0_CC0 #1<br>TIM0_CC1 #0<br>TIM0_CC2 #31<br>TIM0_CDTI0 #30<br>TIM0_CDTI1 #29<br>TIM0_CDTI2 #28<br>TIM1_CC0 #1<br>TIM1_CC1 #0<br>TIM1_CC2 #31<br>TIM1_CC3 #30 LE-<br>TIM0_OUT0 #1 LE-<br>TIM0_OUT1 #0<br>PCNT0_S0IN #1<br>PCNT0_S1IN #0         | US0_TX #1 US0_RX #0<br>US0_CLK #31 US0_CS<br>#30 US0_CTS #29<br>US0_RTS #28 US1_TX<br>#1 US1_RX #0<br>US1_CLK #31 US1_CS<br>#30 US1_CTS #29<br>US1_RTS #28 LEU0_TX<br>#1 LEU0_RX #0<br>I2C0_SDA #1 I2C0_SCL<br>#0         | CMU_CLK0 #0<br>PRS_CH6 #1 PRS_CH7<br>#0 PRS_CH8 #10<br>PRS_CH9 #9 ACMP0_O<br>#1 ACMP1_O #1                     |
| 27                  | PA2      | BUSCX<br>BUSDY                            | TIM0_CC0 #2<br>TIM0_CC1 #1<br>TIM0_CC2 #0<br>TIM0_CDTI0 #31<br>TIM0_CDTI1 #30<br>TIM0_CDTI2 #29<br>TIM1_CC0 #2<br>TIM1_CC1 #1<br>TIM1_CC2 #0<br>TIM1_CC3 #31 LE-<br>TIM0_OUT0 #2 LE-<br>TIM0_OUT1 #1<br>PCNT0_S0IN #2<br>PCNT0_S1IN #1           | US0_TX #2 US0_RX #1<br>US0_CLK #0 US0_CS<br>#31 US0_CTS #30<br>US0_RTS #29 US1_TX<br>#2 US1_RX #1<br>US1_CLK #0 US1_CS<br>#31 US1_CTS #30<br>US1_RTS #29 LEU0_TX<br>#2 LEU0_RX #1<br>I2C0_SDA #2 I2C0_SCL<br>#1           | PRS_CH6 #2 PRS_CH7<br>#1 PRS_CH8 #0<br>PRS_CH9 #10<br>ACMP0_O #2<br>ACMP1_O #2                                 |

| QFN48 Pin# and Name |          | Pin Alternate Functionality / Description |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                           |                                                                                                                       |
|---------------------|----------|-------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------|
| Pin #               | Pin Name | Analog                                    | Timers                                                                                                                                                                                                                                           | Communication                                                                                                                                                                                                             | Other                                                                                                                 |
| 46                  | PC9      | BUSAY<br>BUSBX                            | TIM0_CC0 #14<br>TIM0_CC1 #13<br>TIM0_CC2 #12<br>TIM0_CDTI0 #11<br>TIM0_CDTI1 #10<br>TIM0_CDTI2 #9<br>TIM1_CC0 #14<br>TIM1_CC1 #13<br>TIM1_CC2 #12<br>TIM1_CC3 #11 LE-<br>TIM0_OUT0 #14 LE-<br>TIM0_OUT1 #13<br>PCNT0_S0IN #14<br>PCNT0_S1IN #13  | US0_TX #14 US0_RX<br>#13 US0_CLK #12<br>US0_CS #11 US0_CTS<br>#10 US0_RTS #9<br>US1_TX #14 US1_RX<br>#13 US1_CLK #12<br>US1_CS #11 US1_CTS<br>#10 US1_RTS #9<br>LEU0_TX #14 LEU0_RX<br>#13 I2C0_SDA #14<br>I2C0_SCL #13   | PRS_CH0 #11<br>PRS_CH9 #14<br>PRS_CH10 #3<br>PRS_CH11 #2<br>ACMP0_O #14<br>ACMP1_O #14                                |
| 47                  | PC10     | BUSAX<br>BUSBY                            | TIM0_CC0 #15<br>TIM0_CC1 #14<br>TIM0_CC2 #13<br>TIM0_CDTI0 #12<br>TIM0_CDTI1 #11<br>TIM0_CDTI2 #10<br>TIM1_CC0 #15<br>TIM1_CC1 #14<br>TIM1_CC2 #13<br>TIM1_CC3 #12 LE-<br>TIM0_OUT0 #15 LE-<br>TIM0_OUT1 #14<br>PCNT0_S0IN #15<br>PCNT0_S1IN #14 | US0_TX #15 US0_RX<br>#14 US0_CLK #13<br>US0_CS #12 US0_CTS<br>#11 US0_RTS #10<br>US1_TX #15 US1_RX<br>#14 US1_CLK #13<br>US1_CS #12 US1_CTS<br>#11 US1_RTS #10<br>LEU0_TX #15 LEU0_RX<br>#14 I2C0_SDA #15<br>I2C0_SCL #14 | CMU_CLK1 #3<br>PRS_CH0 #12<br>PRS_CH9 #15<br>PRS_CH10 #4<br>PRS_CH11 #3<br>ACMP0_O #15<br>ACMP1_O #15<br>GPIO_EM4WU12 |
| 48                  | PC11     | BUSAY<br>BUSBX                            | TIM0_CC0 #16<br>TIM0_CC1 #15<br>TIM0_CC2 #14<br>TIM0_CDTI0 #13<br>TIM0_CDTI1 #12<br>TIM0_CDTI2 #11<br>TIM1_CC0 #16<br>TIM1_CC1 #15<br>TIM1_CC2 #14<br>TIM1_CC3 #13 LE-<br>TIM0_OUT0 #16 LE-<br>TIM0_OUT1 #15<br>PCNT0_S0IN #16<br>PCNT0_S1IN #15 | US0_TX #16 US0_RX<br>#15 US0_CLK #14<br>US0_CS #13 US0_CTS<br>#12 US0_RTS #11<br>US1_TX #16 US1_RX<br>#15 US1_CLK #14<br>US1_CS #13 US1_CTS<br>#12 US1_RTS #11<br>LEU0_TX #16 LEU0_RX<br>#15 I2C0_SDA #16<br>I2C0_SCL #15 | CMU_CLK0 #3<br>PRS_CH0 #13<br>PRS_CH9 #16<br>PRS_CH10 #5<br>PRS_CH11 #4<br>ACMP0_O #16<br>ACMP1_O #16<br>DBG_SWO #3   |

| QFN32 Pin# and Name |           | Pin Alternate Functionality / Description                                                                                                                                                  |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                           |                                                                                                           |
|---------------------|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------|
| Pin #               | Pin Name  | Analog                                                                                                                                                                                     | Timers                                                                                                                                                                                                                                           | Communication                                                                                                                                                                                                             | Other                                                                                                     |
| 4                   | PF3       | BUSAY<br>BUSBX                                                                                                                                                                             | TIM0_CC0 #27<br>TIM0_CC1 #26<br>TIM0_CC2 #25<br>TIM0_CDTI0 #24<br>TIM0_CDTI1 #23<br>TIM0_CDTI2 #22<br>TIM1_CC0 #27<br>TIM1_CC1 #26<br>TIM1_CC2 #25<br>TIM1_CC3 #24 LE-<br>TIM0_OUT0 #27 LE-<br>TIM0_OUT1 #26<br>PCNT0_S0IN #27<br>PCNT0_S1IN #26 | US0_TX #27 US0_RX<br>#26 US0_CLK #25<br>US0_CS #24 US0_CTS<br>#23 US0_RTS #22<br>US1_TX #27 US1_RX<br>#26 US1_CLK #25<br>US1_CS #24 US1_CTS<br>#23 US1_RTS #22<br>LEU0_TX #27 LEU0_RX<br>#26 I2C0_SDA #27<br>I2C0_SCL #26 | CMU_CLK1 #6<br>PRS_CH0 #3 PRS_CH1<br>#2 PRS_CH2 #1<br>PRS_CH3 #0 ACMP0_O<br>#27 ACMP1_O #27<br>DBG_TDI #0 |
| 5                   | AVDD      | Analog power supply .                                                                                                                                                                      |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                           |                                                                                                           |
| 6                   | HFX TAL_N | High Frequency Crystal input pin.                                                                                                                                                          |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                           |                                                                                                           |
| 7                   | HFX TAL_P | High Frequency Crystal output pin.                                                                                                                                                         |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                           |                                                                                                           |
| 8                   | RESETn    | Reset input, active low.To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                           |                                                                                                           |
| 9                   | NC        | No Connect.                                                                                                                                                                                |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                           |                                                                                                           |
| 10                  | PD9       | BUSCY<br>BUSDX                                                                                                                                                                             | TIM0_CC0 #17<br>TIM0_CC1 #16<br>TIM0_CC2 #15<br>TIM0_CDTI0 #14<br>TIM0_CDTI1 #13<br>TIM0_CDTI2 #12<br>TIM1_CC0 #17<br>TIM1_CC1 #16<br>TIM1_CC2 #15<br>TIM1_CC3 #14 LE-<br>TIM0_OUT0 #17 LE-<br>TIM0_OUT1 #16<br>PCNT0_S0IN #17<br>PCNT0_S1IN #16 | US0_TX #17 US0_RX<br>#16 US0_CLK #15<br>US0_CS #14 US0_CTS<br>#13 US0_RTS #12<br>US1_TX #17 US1_RX<br>#16 US1_CLK #15<br>US1_CS #14 US1_CTS<br>#13 US1_RTS #12<br>LEU0_TX #17 LEU0_RX<br>#16 I2C0_SDA #17<br>I2C0_SCL #16 | CMU_CLK0 #4<br>PRS_CH3 #8 PRS_CH4<br>#0 PRS_CH5 #6<br>PRS_CH6 #11<br>ACMP0_O #17<br>ACMP1_O #17           |
| 11                  | PD10      | BUSCX<br>BUSDY                                                                                                                                                                             | TIM0_CC0 #18<br>TIM0_CC1 #17<br>TIM0_CC2 #16<br>TIM0_CDTI0 #15<br>TIM0_CDTI1 #14<br>TIM0_CDTI2 #13<br>TIM1_CC0 #18<br>TIM1_CC1 #17<br>TIM1_CC2 #16<br>TIM1_CC3 #15 LE-<br>TIM0_OUT0 #18 LE-<br>TIM0_OUT1 #17<br>PCNT0_S0IN #18<br>PCNT0_S1IN #17 | US0_TX #18 US0_RX<br>#17 US0_CLK #16<br>US0_CS #15 US0_CTS<br>#14 US0_RTS #13<br>US1_TX #18 US1_RX<br>#17 US1_CLK #16<br>US1_CS #15 US1_CTS<br>#14 US1_RTS #13<br>LEU0_TX #18 LEU0_RX<br>#17 I2C0_SDA #18<br>I2C0_SCL #17 | CMU_CLK1 #4<br>PRS_CH3 #9 PRS_CH4<br>#1 PRS_CH5 #0<br>PRS_CH6 #12<br>ACMP0_O #18<br>ACMP1_O #18           |

## 7.2 QFN48 PCB Land Pattern




Figure 7.2. QFN48 PCB Land Pattern Drawing

Table 7.2. QFN48 PCB Land Pattern Dimensions

| Dimension | Typ  |
|-----------|------|
| S1        | 6.01 |
| S         | 6.01 |
| L1        | 4.70 |
| W1        | 4.70 |
| e         | 0.50 |
| W         | 0.26 |
| L         | 0.86 |

**Note:**

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. This Land Pattern Design is based on the IPC-7351 guidelines.
3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60  $\mu\text{m}$  minimum, all the way around the pad.
4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
5. The stencil thickness should be 0.125 mm (5 mils).
6. The ratio of stencil aperture to land pad size can be 1:1 for all perimeter pads.
7. A 4x4 array of 0.75 mm square openings on a 1.00 mm pitch can be used for the center ground pad.
8. A No-Clean, Type-3 solder paste is recommended.
9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.