

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M3 |
| Core Size | 32-Bit Single-Core |
| Speed | 40MHz |
| Connectivity | I²C, IrDA, LINbus, SmartCard, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT |
| Number of I/O | 32 |
| Program Memory Size | 256KB (256K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 32K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.85V ~ 3.8V |
| Data Converters | A/D 24x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (Tj) |
| Mounting Type | Surface Mount |
| Package / Case | 48-VFQFN Exposed Pad |
| Supplier Device Package | 48-QFN (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/efm32jg1b200f256im48-c0 |

2. Ordering Information

| Ordering Code | Flash (kB) | RAM (kB) | DC-DC Converter | GPIO | Package | Temp Range |
|-------------------------|------------|----------|-----------------|------|---------|-------------|
| EFM32JG1B200F256GM48-C0 | 256 | 32 | Yes | 32 | QFN48 | -40 to +85 |
| EFM32JG1B200F256IM48-C0 | 256 | 32 | Yes | 32 | QFN48 | -40 to +125 |
| EFM32JG1B200F128GM48-C0 | 128 | 32 | Yes | 32 | QFN48 | -40 to +85 |
| EFM32JG1B200F256GM32-C0 | 256 | 32 | Yes | 20 | QFN32 | -40 to +85 |
| EFM32JG1B200F256IM32-C0 | 256 | 32 | Yes | 20 | QFN32 | -40 to +125 |
| EFM32JG1B200F128GM32-C0 | 128 | 32 | Yes | 20 | QFN32 | -40 to +85 |
| EFM32JG1B100F256GM32-C0 | 256 | 32 | No | 24 | QFN32 | -40 to +85 |
| EFM32JG1B100F256IM32-C0 | 256 | 32 | No | 24 | QFN32 | -40 to +125 |
| EFM32JG1B100F128GM32-C0 | 128 | 32 | No | 24 | QFN32 | -40 to +85 |




Figure 2.1. OPN Decoder

4.1.2 Operating Conditions

When assigning supply sources, the following requirements must be observed:

- VREGVDD must be the highest voltage in the system
- VREGVDD = AVDD
- DVDD \leq AVDD
- IOVDD \leq AVDD

4.1.2.1 General Operating Conditions

Table 4.2. General Operating Conditions

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit | |
|--|----------------------|---|------|-----|----------------------|------|--|
| Operating temperature range | TOP | -G temperature grade, Ambient Temperature | -40 | 25 | 85 | °C | |
| | | -I temperature grade, Junction Temperature | -40 | 25 | 125 | °C | |
| AVDD Supply voltage ¹ | V _{AVDD} | | 1.85 | 3.3 | 3.8 | V | |
| VREGVDD Operating supply voltage ^{1,2} | V _{VREGVDD} | DCDC in regulation | 2.4 | 3.3 | 3.8 | V | |
| | | DCDC in bypass, 50mA load | 1.85 | 3.3 | 3.8 | V | |
| | | DCDC not in use. DVDD externally shorted to VREGVDD | 1.85 | 3.3 | 3.8 | V | |
| VREGVDD Current | I _{VREGVDD} | DCDC in bypass, T _{amb} \leq 85 °C | — | — | 200 | mA | |
| | | DCDC in bypass, T _{amb} > 85 °C | — | — | 100 | mA | |
| DVDD Operating supply voltage | V _{DVDD} | | 1.62 | — | V _{VREGVDD} | V | |
| IOVDD Operating supply voltage | V _{IOVDD} | | 1.62 | — | V _{VREGVDD} | V | |
| Difference between AVDD and VREGVDD, ABS(AVDD-VREGVDD) | dV _{DD} | | — | — | 0.1 | V | |
| HFCLK frequency | f _{CORE} | 0 wait-states (MODE = WS0) ³ | — | — | 26 | MHz | |
| | | 1 wait-states (MODE = WS1) ³ | — | — | 40 | MHz | |
| Note: | | | | | | | |
| 1. VREGVDD must be tied to AVDD. Both VREGVDD and AVDD minimum voltages must be satisfied for the part to operate. | | | | | | | |
| 2. The minimum voltage required in bypass mode is calculated using R _{BYP} from the DCDC specification table. Requirements for other loads can be calculated as V _{DVDD_min} +I _{LOAD} * R _{BYP_max} | | | | | | | |
| 3. In MSC_READCTRL register | | | | | | | |

4.1.4 DC-DC Converter

Test conditions: $L_{DCDC}=4.7\ \mu H$ (Murata LQH3NPN4R7MM0L), $C_{DCDC}=1.0\ \mu F$ (Murata GRM188R71A105KA61D), $V_{DCDC_I}=3.3\ V$, $V_{DCDC_O}=1.8\ V$, $I_{DCDC_LOAD}=50\ mA$, Heavy Drive configuration, $F_{DCDC_LN}=7\ MHz$, unless otherwise indicated.

Table 4.4. DC-DC Converter

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|---------------|---|------|-----|--------------------|------|
| Input voltage range | V_{DCDC_I} | Bypass mode, $I_{DCDC_LOAD} = 50\ mA$ | 1.85 | — | $V_{VREGVDD_MAX}$ | V |
| | | Low noise (LN) mode, 1.8 V output, $I_{DCDC_LOAD} = 100\ mA$, or Low power (LP) mode, 1.8 V output, $I_{DCDC_LOAD} = 10\ mA$ | 2.4 | — | $V_{VREGVDD_MAX}$ | V |
| | | Low noise (LN) mode, 1.8 V output, $I_{DCDC_LOAD} = 200\ mA$ | 2.6 | — | $V_{VREGVDD_MAX}$ | V |
| Output voltage programmable range ¹ | V_{DCDC_O} | | 1.8 | — | $V_{VREGVDD}$ | V |
| Regulation DC Accuracy | ACC_{DC} | Low noise (LN) mode, 1.8 V target output | 1.7 | — | 1.9 | V |
| Regulation Window ² | WIN_{REG} | Low power (LP) mode, $LPCMPBIAS^3 = 0$, 1.8 V target output, $I_{DCDC_LOAD} \leq 75\ \mu A$ | 1.63 | — | 2.2 | V |
| | | Low power (LP) mode, $LPCMPBIAS^3 = 3$, 1.8 V target output, $I_{DCDC_LOAD} \leq 10\ mA$ | 1.63 | — | 2.1 | V |
| Steady-state output ripple | V_R | | — | 3 | — | mVpp |
| Output voltage under/overshoot | V_{ov} | CCM Mode ($LNFORCECCM^3 = 1$), Load changes between 0 mA and 100 mA | — | — | 150 | mV |
| | | DCM Mode ($LNFORCECCM^3 = 0$), Load changes between 0 mA and 10 mA | — | — | 150 | mV |
| | | Overshoot during LP to LN CCM/DCM mode transitions compared to DC level in LN mode | — | 200 | — | mV |
| | | Undershoot during BYP/LP to LN CCM ($LNFORCECCM^3 = 1$) mode transitions compared to DC level in LN mode | — | 50 | — | mV |
| | | Undershoot during BYP/LP to LN DCM ($LNFORCECCM^3 = 0$) mode transitions compared to DC level in LN mode | — | 125 | — | mV |
| DC line regulation | V_{REG} | Input changes between $V_{VREGVDD_MAX}$ and 2.4 V | — | 0.1 | — | % |
| DC load regulation | I_{REG} | Load changes between 0 mA and 100 mA in CCM mode | — | 0.1 | — | % |

4.1.5.2 Current Consumption 3.3 V using DC-DC Converter

Unless otherwise indicated, typical conditions are: VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = 1.8 V DC-DC output. $T_{OP} = 25^\circ\text{C}$. Minimum and maximum values in this table represent the worst conditions across supply voltage and process variation at $T_{OP} = 25^\circ\text{C}$. See [Figure 5.2 EFM32JG1 Typical Application Circuit Using the DC-DC Converter on page 48](#).

Table 4.6. Current Consumption 3.3V with DC-DC

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|---------------------|--|-----|------|-----|--------|
| Current consumption in EM0 Active mode with all peripherals disabled, DCDC in Low Noise DCM mode ¹ . | I _{ACTIVE} | 38.4 MHz crystal, CPU running while loop from flash ² | — | 86 | — | µA/MHz |
| | | 38 MHz HFRCO, CPU running Prime from flash | — | 63 | — | µA/MHz |
| | | 38 MHz HFRCO, CPU running while loop from flash | — | 71 | — | µA/MHz |
| | | 38 MHz HFRCO, CPU running CoreMark from flash | — | 78 | — | µA/MHz |
| | | 26 MHz HFRCO, CPU running while loop from flash | — | 76 | — | µA/MHz |
| Current consumption in EM0 Active mode with all peripherals disabled, DCDC in Low Noise CCM mode ³ . | | 38.4 MHz crystal, CPU running while loop from flash ² | — | 96 | — | µA/MHz |
| | | 38 MHz HFRCO, CPU running Prime from flash | — | 75 | — | µA/MHz |
| | | 38 MHz HFRCO, CPU running while loop from flash | — | 81 | — | µA/MHz |
| | | 38 MHz HFRCO, CPU running CoreMark from flash | — | 88 | — | µA/MHz |
| | | 26 MHz HFRCO, CPU running while loop from flash | — | 94 | — | µA/MHz |
| Current consumption in EM1 Sleep mode with all peripherals disabled, DCDC in Low Noise DCM mode ¹ . | I _{EM1} | 38.4 MHz crystal ² | — | 47 | — | µA/MHz |
| | | 38 MHz HFRCO | — | 32 | — | µA/MHz |
| | | 26 MHz HFRCO | — | 38 | — | µA/MHz |
| Current consumption in EM1 Sleep mode with all peripherals disabled, DCDC in Low Noise CCM mode ³ . | I _{EM1} | 38.4 MHz crystal ² | — | 59 | — | µA/MHz |
| | | 38 MHz HFRCO | — | 45 | — | µA/MHz |
| | | 26 MHz HFRCO | — | 58 | — | µA/MHz |
| Current consumption in EM2 Deep Sleep mode. DCDC in Low Power mode ⁴ . | I _{EM2} | Full RAM retention and RTCC running from LFXO | — | 2.5 | — | µA |
| | | 4 kB RAM retention and RTCC running from LFRCO | — | 2.2 | — | µA |
| Current consumption in EM3 Stop mode | I _{EM3} | Full RAM retention and CRYO-TIMER running from ULFRCO | — | 2.1 | — | µA |
| Current consumption in EM4H Hibernate mode | I _{EM4} | 128 byte RAM retention, RTCC running from LFXO | — | 0.86 | — | µA |
| | | 128 byte RAM retention, CRYO-TIMER running from ULFRCO | — | 0.58 | — | µA |
| | | 128 byte RAM retention, no RTCC | — | 0.58 | — | µA |

4.1.5.3 Current Consumption 1.85 V without DC-DC Converter

Unless otherwise indicated, typical conditions are: VREGVDD = AVDD = DVDD = 1.85 V. T_{OP} = 25 °C. EMU_PWRCFG_PWRCG=NODCDC. EMU_DCDCCTRL_DCDCMODE=BYPASS. Minimum and maximum values in this table represent the worst conditions across supply voltage and process variation at T_{OP} = 25 °C. See [Figure 5.1 EFM32JG1 Typical Application Circuit, Direct Supply, No DC-DC Converter on page 48](#).

Table 4.7. Current Consumption 1.85V without DC/DC

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|---------------------|--|-----|------|-----|--------|
| Current consumption in EM0 Active mode with all peripherals disabled | I _{ACTIVE} | 38.4 MHz crystal, CPU running while loop from flash ¹ | — | 127 | — | µA/MHz |
| | | 38 MHz HFRCO, CPU running Prime from flash | — | 88 | — | µA/MHz |
| | | 38 MHz HFRCO, CPU running while loop from flash | — | 100 | — | µA/MHz |
| | | 38 MHz HFRCO, CPU running CoreMark from flash | — | 112 | — | µA/MHz |
| | | 26 MHz HFRCO, CPU running while loop from flash | — | 102 | — | µA/MHz |
| | | 1 MHz HFRCO, CPU running while loop from flash | — | 220 | — | µA/MHz |
| Current consumption in EM1 Sleep mode with all peripherals disabled | I _{EM1} | 38.4 MHz crystal ¹ | — | 61 | — | µA/MHz |
| | | 38 MHz HFRCO | — | 35 | — | µA/MHz |
| | | 26 MHz HFRCO | — | 37 | — | µA/MHz |
| | | 1 MHz HFRCO | — | 154 | — | µA/MHz |
| Current consumption in EM2 Deep Sleep mode | I _{EM2} | Full RAM retention and RTCC running from LFXO | — | 3.2 | — | µA |
| | | 4 kB RAM retention and RTCC running from LFRCO | — | 2.8 | — | µA |
| Current consumption in EM3 Stop mode | I _{EM3} | Full RAM retention and CRYO-TIMER running from ULFRCO | — | 2.7 | — | µA |
| Current consumption in EM4H Hibernate mode | I _{EM4} | 128 byte RAM retention, RTCC running from LFXO | — | 1 | — | µA |
| | | 128 byte RAM retention, CRYO-TIMER running from ULFRCO | — | 0.62 | — | µA |
| | | 128 byte RAM retention, no RTCC | — | 0.62 | — | µA |
| Current consumption in EM4S Shutoff mode | I _{EM4S} | No RAM retention, no RTCC | — | 0.02 | — | µA |
| Note: | | | | | | |
| 1. CMU_HFXOCTRL_LOWPOWER=1 | | | | | | |

4.1.8 Oscillators

4.1.8.1 LFXO

Table 4.10. LFXO

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|----------------|---|-----|--------|-----|------|
| Crystal frequency | f_{LFXO} | | — | 32.768 | — | kHz |
| Supported crystal equivalent series resistance (ESR) | ESR_{LFXO} | | — | — | 70 | kΩ |
| Supported range of crystal load capacitance ¹ | C_{LFXO_CL} | | 6 | — | 18 | pF |
| On-chip tuning cap range ² | C_{LFXO_T} | On each of LFXTAL_N and LFXTAL_P pins | 8 | — | 40 | pF |
| On-chip tuning cap step size | SS_{LFXO} | | — | 0.25 | — | pF |
| Current consumption after startup ³ | I_{LFXO} | $ESR = 70 \text{ k}\Omega, C_L = 7 \text{ pF}, GAIN^4 = 3, AGC^4 = 1$ | — | 273 | — | nA |
| Start-up time | t_{LFXO} | $ESR=70 \text{ k}\Omega, C_L = 7 \text{ pF}, GAIN^4 = 2$ | — | 308 | — | ms |

Note:

1. Total load capacitance as seen by the crystal
2. The effective load capacitance seen by the crystal will be $C_{LFXO_T} / 2$. This is because each XTAL pin has a tuning cap and the two caps will be seen in series by the crystal.
3. Block is supplied by AVDD if ANASW = 0, or DVDD if ANASW=1 in EMU_PWRCTRL register
4. In CMU_LFXOCTRL register

4.1.8.4 HFRCO and AUXHFRCO**Table 4.13. HFRCO and AUXHFRCO**

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|-------------------------------------|------------------|---|------|-----|-----|---------------|
| Frequency Accuracy | f_{HFRCO_ACC} | Any frequency band, across supply voltage and temperature | -2.5 | — | 2.5 | % |
| Start-up time | t_{HFRCO} | $f_{HFRCO} \geq 19 \text{ MHz}$ | — | 300 | — | ns |
| | | $4 < f_{HFRCO} < 19 \text{ MHz}$ | — | 1 | — | μs |
| | | $f_{HFRCO} \leq 4 \text{ MHz}$ | — | 2.5 | — | μs |
| Current consumption on all supplies | I_{HFRCO} | $f_{HFRCO} = 38 \text{ MHz}$ | — | 204 | 228 | μA |
| | | $f_{HFRCO} = 32 \text{ MHz}$ | — | 171 | 190 | μA |
| | | $f_{HFRCO} = 26 \text{ MHz}$ | — | 147 | 164 | μA |
| | | $f_{HFRCO} = 19 \text{ MHz}$ | — | 126 | 138 | μA |
| | | $f_{HFRCO} = 16 \text{ MHz}$ | — | 110 | 120 | μA |
| | | $f_{HFRCO} = 13 \text{ MHz}$ | — | 100 | 110 | μA |
| | | $f_{HFRCO} = 7 \text{ MHz}$ | — | 81 | 91 | μA |
| | | $f_{HFRCO} = 4 \text{ MHz}$ | — | 33 | 35 | μA |
| | | $f_{HFRCO} = 2 \text{ MHz}$ | — | 31 | 35 | μA |
| | | $f_{HFRCO} = 1 \text{ MHz}$ | — | 30 | 35 | μA |
| Step size | SS_{HFRCO} | Coarse (% of period) | — | 0.8 | — | % |
| | | Fine (% of period) | — | 0.1 | — | % |
| Period Jitter | PJ_{HFRCO} | | — | 0.2 | — | % RMS |

4.1.8.5 ULFRCO**Table 4.14. ULFRCO**

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|-----------------------|--------------|----------------|------|-----|------|------|
| Oscillation frequency | f_{ULFRCO} | | 0.95 | 1 | 1.07 | kHz |

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|------------|--|-----|-----|-----|------|
| Output fall time, From 70% to 30% of V_{IO} | t_{IOOF} | $C_L = 50 \text{ pF}$, DRIVESTRENGTH ¹ = STRONG, SLEWRATE ¹ = 0x6 | — | 1.8 | — | ns |
| | | $C_L = 50 \text{ pF}$, DRIVESTRENGTH ¹ = WEAK, SLEWRATE ¹ = 0x6 | — | 4.5 | — | ns |
| Output rise time, From 30% to 70% of V_{IO} | t_{IOOR} | $C_L = 50 \text{ pF}$, DRIVESTRENGTH ¹ = STRONG, SLEWRATE = 0x6 ¹ | — | 2.2 | — | ns |
| | | $C_L = 50 \text{ pF}$, DRIVESTRENGTH ¹ = WEAK, SLEWRATE ¹ = 0x6 | — | 7.4 | — | ns |

Note:

- 1. In GPIO_Pn_CTRL register

4.1.11 VMON

Table 4.17. VMON

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|----------------------------------|-------------------|--|------|------|------|---------------|
| VMON Supply Current | I_{VMON} | In EM0 or EM1, 1 supply monitored | — | 5.8 | 8.26 | μA |
| | | In EM0 or EM1, 4 supplies monitored | — | 11.8 | 16.8 | μA |
| | | In EM2, EM3 or EM4, 1 supply monitored | — | 62 | — | nA |
| | | In EM2, EM3 or EM4, 4 supplies monitored | — | 99 | — | nA |
| VMON Loading of Monitored Supply | I_{SENSE} | In EM0 or EM1 | — | 2 | — | μA |
| | | In EM2, EM3 or EM4 | — | 2 | — | nA |
| Threshold range | V_{VMON_RANGE} | | 1.62 | — | 3.4 | V |
| Threshold step size | N_{VMON_STESP} | Coarse | — | 200 | — | mV |
| | | Fine | — | 20 | — | mV |
| Response time | t_{VMON_RES} | Supply drops at 1V/ μs rate | — | 460 | — | ns |
| Hysteresis | V_{VMON_HYST} | | — | 26 | — | mV |

4.1.13 IDAC

Table 4.19. IDAC


| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|--------------------------|---|------|------|-----|------|
| Number of Ranges | N _{IDAC_RANGES} | | — | 4 | — | - |
| Output Current | I _{IDAC_OUT} | RANGSEL ¹ = RANGE0 | 0.05 | — | 1.6 | μA |
| | | RANGSEL ¹ = RANGE1 | 1.6 | — | 4.7 | μA |
| | | RANGSEL ¹ = RANGE2 | 0.5 | — | 16 | μA |
| | | RANGSEL ¹ = RANGE3 | 2 | — | 64 | μA |
| Linear steps within each range | N _{IDAC_STEPS} | | — | 32 | — | |
| Step size | SS _{IDAC} | RANGSEL ¹ = RANGE0 | — | 50 | — | nA |
| | | RANGSEL ¹ = RANGE1 | — | 100 | — | nA |
| | | RANGSEL ¹ = RANGE2 | — | 500 | — | nA |
| | | RANGSEL ¹ = RANGE3 | — | 2 | — | μA |
| Total Accuracy, STEPSEL ¹ = 0x10 | ACC _{IDAC} | EM0 or EM1, AVDD=3.3 V, T = 25 °C | -2 | — | 2 | % |
| | | EM0 or EM1 | -18 | — | 22 | % |
| | | EM2 or EM3, Source mode, RANGSEL ¹ = RANGE0, AVDD=3.3 V, T = 25 °C | — | -2 | — | % |
| | | EM2 or EM3, Source mode, RANGSEL ¹ = RANGE1, AVDD=3.3 V, T = 25 °C | — | -1.7 | — | % |
| | | EM2 or EM3, Source mode, RANGSEL ¹ = RANGE2, AVDD=3.3 V, T = 25 °C | — | -0.8 | — | % |
| | | EM2 or EM3, Source mode, RANGSEL ¹ = RANGE3, AVDD=3.3 V, T = 25 °C | — | -0.5 | — | % |
| | | EM2 or EM3, Sink mode, RANGSEL ¹ = RANGE0, AVDD=3.3 V, T = 25 °C | — | -0.7 | — | % |
| | | EM2 or EM3, Sink mode, RANGSEL ¹ = RANGE1, AVDD=3.3 V, T = 25 °C | — | -0.6 | — | % |
| | | EM2 or EM3, Sink mode, RANGSEL ¹ = RANGE2, AVDD=3.3 V, T = 25 °C | — | -0.5 | — | % |
| | | EM2 or EM3, Sink mode, RANGSEL ¹ = RANGE3, AVDD=3.3 V, T = 25 °C | — | -0.5 | — | % |
| Start up time | t _{IDAC_SU} | Output within 1% of steady state value | — | 5 | — | μs |

SPI Slave Timing**Table 4.25. SPI Slave Timing**

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|-----------------------------------|------------------------|----------------|-------------------------------|-----|--------------------------------|------|
| SCLK period ^{1 2} | t _{SCLK_si} | | 2 * t _{HFPERCLK} | — | — | ns |
| SCLK high period ^{1 2} | t _{SCLK_hi} | | 3 * t _{HFPERCLK} | — | — | ns |
| SCLK low period ^{1 2} | t _{SCLK_lo} | | 3 * t _{HFPERCLK} | — | — | ns |
| CS active to MISO ^{1 2} | t _{CS_ACT_MI} | | 4 | — | 50 | ns |
| CS disable to MISO ^{1 2} | t _{CS_DIS_MI} | | 4 | — | 50 | ns |
| MOSI setup time ^{1 2} | t _{su_MO} | | 4 | — | — | ns |
| MOSI hold time ^{1 2} | t _{H_MO} | | 3 + 2 * t _{HFPERCLK} | — | — | ns |
| SCLK to MISO ^{1 2} | t _{SCLK_MI} | | 16 + t _{HFPERCLK} | — | 66 + 2 * t _{HFPERCLK} | ns |

Note:

1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0)
2. Measurement done with 8 pF output loading at 10% and 90% of V_{DD} (figure shows 50% of V_{DD})

**Figure 4.2. SPI Slave Timing Diagram****4.2 Typical Performance Curves**

Typical performance curves indicate typical characterized performance under the stated conditions.




Figure 4.14. HFRCO and AUXHFRCO Typical Performance at 7 MHz




Figure 4.15. HFRCO and AUXHFRCO Typical Performance at 4 MHz

5. Typical Connection Diagrams

5.1 Power

Typical power supply connections for direct supply, without using the internal dc-dc converter, are shown in [Figure 5.1 EFM32JG1 Typical Application Circuit, Direct Supply, No DC-DC Converter on page 48](#).




Figure 5.1. EFM32JG1 Typical Application Circuit, Direct Supply, No DC-DC Converter

A typical application circuit using the internal dc-dc converter is shown in [Figure 5.2 EFM32JG1 Typical Application Circuit Using the DC-DC Converter on page 48](#). The MCU operates from the dc-dc converter supply.




Figure 5.2. EFM32JG1 Typical Application Circuit Using the DC-DC Converter

5.2 Other Connections

Other components or connections may be required to meet the system-level requirements. Application Note AN0002: "Hardware Design Considerations" contains detailed information on these connections. Application Notes can be accessed on the Silicon Labs website (www.silabs.com/32bit-appnotes).

| QFN48 Pin# and Name | | Pin Alternate Functionality / Description | | | |
|---------------------|----------|---|--|---|---|
| Pin # | Pin Name | Analog | Timers | Communication | Other |
| 20 | PD11 | BUSCY BUSDX | TIMO_CC0 #19 TIMO_CC1 #18 TIMO_CC2 #17 TIMO_CDTI0 #16 TIMO_CDTI1 #15 TIMO_CDTI2 #14 TIM1_CC0 #19 TIM1_CC1 #18 TIM1_CC2 #17 TIM1_CC3 #16 LE- Timo_OUT0 #19 LE- Timo_OUT1 #18 PCNT0_S0IN #19 PCNT0_S1IN #18 | US0_TX #19 US0_RX #18 US0_CLK #17 US0_CS #16 US0_CTS #15 US0_RTS #14 US1_TX #19 US1_RX #18 US1_CLK #17 US1_CS #16 US1_CTS #15 US1_RTS #14 LEU0_TX #19 LEU0_RX #18 I2C0_SDA #19 I2C0_SCL #18 | PRS_CH3 #10 PRS_CH4 #2 PRS_CH5 #1 PRS_CH6 #13 ACMP0_O #19 ACMP1_O #19 |
| 21 | PD12 | BUSCX BUSDY | TIMO_CC0 #20 TIMO_CC1 #19 TIMO_CC2 #18 TIMO_CDTI0 #17 TIMO_CDTI1 #16 TIMO_CDTI2 #15 TIM1_CC0 #20 TIM1_CC1 #19 TIM1_CC2 #18 TIM1_CC3 #17 LE- Timo_OUT0 #20 LE- Timo_OUT1 #19 PCNT0_S0IN #20 PCNT0_S1IN #19 | US0_TX #20 US0_RX #19 US0_CLK #18 US0_CS #17 US0_CTS #16 US0_RTS #15 US1_TX #20 US1_RX #19 US1_CLK #18 US1_CS #17 US1_CTS #16 US1_RTS #15 LEU0_TX #20 LEU0_RX #19 I2C0_SDA #20 I2C0_SCL #19 | PRS_CH3 #11 PRS_CH4 #3 PRS_CH5 #2 PRS_CH6 #14 ACMP0_O #20 ACMP1_O #20 |
| 22 | PD13 | BUSCY BUSDX | TIMO_CC0 #21 TIMO_CC1 #20 TIMO_CC2 #19 TIMO_CDTI0 #18 TIMO_CDTI1 #17 TIMO_CDTI2 #16 TIM1_CC0 #21 TIM1_CC1 #20 TIM1_CC2 #19 TIM1_CC3 #18 LE- Timo_OUT0 #21 LE- Timo_OUT1 #20 PCNT0_S0IN #21 PCNT0_S1IN #20 | US0_TX #21 US0_RX #20 US0_CLK #19 US0_CS #18 US0_CTS #17 US0_RTS #16 US1_TX #21 US1_RX #20 US1_CLK #19 US1_CS #18 US1_CTS #17 US1_RTS #16 LEU0_TX #21 LEU0_RX #20 I2C0_SDA #21 I2C0_SCL #20 | PRS_CH3 #12 PRS_CH4 #4 PRS_CH5 #3 PRS_CH6 #15 ACMP0_O #21 ACMP1_O #21 |
| 23 | PD14 | BUSCX BUSDY | TIMO_CC0 #22 TIMO_CC1 #21 TIMO_CC2 #20 TIMO_CDTI0 #19 TIMO_CDTI1 #18 TIMO_CDTI2 #17 TIM1_CC0 #22 TIM1_CC1 #21 TIM1_CC2 #20 TIM1_CC3 #19 LE- Timo_OUT0 #22 LE- Timo_OUT1 #21 PCNT0_S0IN #22 PCNT0_S1IN #21 | US0_TX #22 US0_RX #21 US0_CLK #20 US0_CS #19 US0_CTS #18 US0_RTS #17 US1_TX #22 US1_RX #21 US1_CLK #20 US1_CS #19 US1_CTS #18 US1_RTS #17 LEU0_TX #22 LEU0_RX #21 I2C0_SDA #22 I2C0_SCL #21 | CMU_CLK0 #5 PRS_CH3 #13 PRS_CH4 #5 PRS_CH5 #4 PRS_CH6 #16 ACMP0_O #22 ACMP1_O #22 GPIO_EM4WU4 |

| QFN48 Pin# and Name | | Pin Alternate Functionality / Description | | | |
|---------------------|----------|---|--|---|---|
| Pin # | Pin Name | Analog | Timers | Communication | Other |
| 32 | PB12 | BUSCX BUSDY | TIM0_CC0 #7 TIM0_CC1 #6 TIM0_CC2 #5 TIM0_CDTI0 #4 TIM0_CDTI1 #3 TIM0_CDTI2 #2 TIM1_CC0 #7 TIM1_CC1 #6 TIM1_CC2 #5 TIM1_CC3 #4 LE- TIM0_OUT0 #7 LE- TIM0_OUT1 #6 PCNT0_S0IN #7 PCNT0_S1IN #6 | US0_TX #7 US0_RX #6 US0_CLK #5 US0_CS #4 US0_CTS #3 US0_RTS #2 US1_TX #7 US1_RX #6 US1_CLK #5 US1_CS #4 US1_CTS #3 US1_RTS #2 LEU0_TX #7 LEU0_RX #6 I2C0_SDA #7 I2C0_SCL #6 | PRS_CH6 #7 PRS_CH7 #6 PRS_CH8 #5 PRS_CH9 #4 ACMP0_O #7 ACMP1_O #7 |
| 33 | PB13 | BUSCY BUSDX | TIM0_CC0 #8 TIM0_CC1 #7 TIM0_CC2 #6 TIM0_CDTI0 #5 TIM0_CDTI1 #4 TIM0_CDTI2 #3 TIM1_CC0 #8 TIM1_CC1 #7 TIM1_CC2 #6 TIM1_CC3 #5 LE- TIM0_OUT0 #8 LE- TIM0_OUT1 #7 PCNT0_S0IN #8 PCNT0_S1IN #7 | US0_TX #8 US0_RX #7 US0_CLK #6 US0_CS #5 US0_CTS #4 US0_RTS #3 US1_TX #8 US1_RX #7 US1_CLK #6 US1_CS #5 US1_CTS #4 US1_RTS #3 LEU0_TX #8 LEU0_RX #7 I2C0_SDA #8 I2C0_SCL #7 | PRS_CH6 #8 PRS_CH7 #7 PRS_CH8 #6 PRS_CH9 #5 ACMP0_O #8 ACMP1_O #8 DBG_SWO #1 GPIO_EM4WU9 |
| 34 | AVDD | Analog power supply . | | | |
| 35 | PB14 | LFXTAL_N BUSCX BUSDY | TIM0_CC0 #9 TIM0_CC1 #8 TIM0_CC2 #7 TIM0_CDTI0 #6 TIM0_CDTI1 #5 TIM0_CDTI2 #4 TIM1_CC0 #9 TIM1_CC1 #8 TIM1_CC2 #7 TIM1_CC3 #6 LE- TIM0_OUT0 #9 LE- TIM0_OUT1 #8 PCNT0_S0IN #9 PCNT0_S1IN #8 | US0_TX #9 US0_RX #8 US0_CLK #7 US0_CS #6 US0_CTS #5 US0_RTS #4 US1_TX #9 US1_RX #8 US1_CLK #7 US1_CS #6 US1_CTS #5 US1_RTS #4 LEU0_TX #9 LEU0_RX #8 I2C0_SDA #9 I2C0_SCL #8 | CMU_CLK1 #1 PRS_CH6 #9 PRS_CH7 #8 PRS_CH8 #7 PRS_CH9 #6 ACMP0_O #9 ACMP1_O #9 |
| 36 | PB15 | LFXTAL_P BUSCY BUSDX | TIM0_CC0 #10 TIM0_CC1 #9 TIM0_CC2 #8 TIM0_CDTI0 #7 TIM0_CDTI1 #6 TIM0_CDTI2 #5 TIM1_CC0 #10 TIM1_CC1 #9 TIM1_CC2 #8 TIM1_CC3 #7 LE- TIM0_OUT0 #10 LE- TIM0_OUT1 #9 PCNT0_S0IN #10 PCNT0_S1IN #9 | US0_TX #10 US0_RX #9 US0_CLK #8 US0_CS #7 US0_CTS #6 US0_RTS #5 US1_TX #10 US1_RX #9 US1_CLK #8 US1_CS #7 US1_CTS #6 US1_RTS #5 LEU0_TX #10 LEU0_RX #9 I2C0_SDA #10 I2C0_SCL #9 | CMU_CLK0 #1 PRS_CH6 #10 PRS_CH7 #9 PRS_CH8 #8 PRS_CH9 #7 ACMP0_O #10 ACMP1_O #10 |

| QFN32 Pin# and Name | | Pin Alternate Functionality / Description | | | |
|---------------------|----------|---|--|---|---|
| Pin # | Pin Name | Analog | Timers | Communication | Other |
| 11 | PD10 | BUSCX BUSDY | TIMO_CC0 #18 TIMO_CC1 #17 TIMO_CC2 #16 TIMO_CDTI0 #15 TIMO_CDTI1 #14 TIMO_CDTI2 #13 TIM1_CC0 #18 TIM1_CC1 #17 TIM1_CC2 #16 TIM1_CC3 #15 LE- Timo_OUT0 #18 LE- Timo_OUT1 #17 PCNT0_S0IN #18 PCNT0_S1IN #17 | US0_TX #18 US0_RX #17 US0_CLK #16 US0_CS #15 US0_CTS #14 US0_RTS #13 US1_TX #18 US1_RX #17 US1_CLK #16 US1_CS #15 US1_CTS #14 US1_RTS #13 LEU0_TX #18 LEU0_RX #17 I2C0_SDA #18 I2C0_SCL #17 | CMU_CLK1 #4 PRS_CH3 #9 PRS_CH4 #1 PRS_CH5 #0 PRS_CH6 #12 ACMP0_O #18 ACMP1_O #18 |
| 12 | PD11 | BUSCY BUSDX | TIMO_CC0 #19 TIMO_CC1 #18 TIMO_CC2 #17 TIMO_CDTI0 #16 TIMO_CDTI1 #15 TIMO_CDTI2 #14 TIM1_CC0 #19 TIM1_CC1 #18 TIM1_CC2 #17 TIM1_CC3 #16 LE- Timo_OUT0 #19 LE- Timo_OUT1 #18 PCNT0_S0IN #19 PCNT0_S1IN #18 | US0_TX #19 US0_RX #18 US0_CLK #17 US0_CS #16 US0_CTS #15 US0_RTS #14 US1_TX #19 US1_RX #18 US1_CLK #17 US1_CS #16 US1_CTS #15 US1_RTS #14 LEU0_TX #19 LEU0_RX #18 I2C0_SDA #19 I2C0_SCL #18 | PRS_CH3 #10 PRS_CH4 #2 PRS_CH5 #1 PRS_CH6 #13 ACMP0_O #19 ACMP1_O #19 |
| 13 | PD12 | BUSCX BUSDY | TIMO_CC0 #20 TIMO_CC1 #19 TIMO_CC2 #18 TIMO_CDTI0 #17 TIMO_CDTI1 #16 TIMO_CDTI2 #15 TIM1_CC0 #20 TIM1_CC1 #19 TIM1_CC2 #18 TIM1_CC3 #17 LE- Timo_OUT0 #20 LE- Timo_OUT1 #19 PCNT0_S0IN #20 PCNT0_S1IN #19 | US0_TX #20 US0_RX #19 US0_CLK #18 US0_CS #17 US0_CTS #16 US0_RTS #15 US1_TX #20 US1_RX #19 US1_CLK #18 US1_CS #17 US1_CTS #16 US1_RTS #15 LEU0_TX #20 LEU0_RX #19 I2C0_SDA #20 I2C0_SCL #19 | PRS_CH3 #11 PRS_CH4 #3 PRS_CH5 #2 PRS_CH6 #14 ACMP0_O #20 ACMP1_O #20 |
| 14 | PD13 | BUSCY BUSDX | TIMO_CC0 #21 TIMO_CC1 #20 TIMO_CC2 #19 TIMO_CDTI0 #18 TIMO_CDTI1 #17 TIMO_CDTI2 #16 TIM1_CC0 #21 TIM1_CC1 #20 TIM1_CC2 #19 TIM1_CC3 #18 LE- Timo_OUT0 #21 LE- Timo_OUT1 #20 PCNT0_S0IN #21 PCNT0_S1IN #20 | US0_TX #21 US0_RX #20 US0_CLK #19 US0_CS #18 US0_CTS #17 US0_RTS #16 US1_TX #21 US1_RX #20 US1_CLK #19 US1_CS #18 US1_CTS #17 US1_RTS #16 LEU0_TX #21 LEU0_RX #20 I2C0_SDA #21 I2C0_SCL #20 | PRS_CH3 #12 PRS_CH4 #4 PRS_CH5 #3 PRS_CH6 #15 ACMP0_O #21 ACMP1_O #21 |

| QFN32 Pin# and Name | | Pin Alternate Functionality / Description | | | |
|---------------------|----------|---|--|---|--|
| Pin # | Pin Name | Analog | Timers | Communication | Other |
| 16 | PD15 | BUSCY BUSDX | TIMO_CC0 #23 TIMO_CC1 #22 TIMO_CC2 #21 TIMO_CDTI0 #20 TIMO_CDTI1 #19 TIMO_CDTI2 #18 TIM1_CC0 #23 TIM1_CC1 #22 TIM1_CC2 #21 TIM1_CC3 #20 LE- TIMO_OUT0 #23 LE- TIMO_OUT1 #22 PCNT0_S0IN #23 PCNT0_S1IN #22 | US0_TX #23 US0_RX #22 US0_CLK #21 US0_CS #20 US0_CTS #19 US0_RTS #18 US1_TX #23 US1_RX #22 US1_CLK #21 US1_CS #20 US1_CTS #19 US1_RTS #18 LEU0_TX #23 LEU0_RX #22 I2C0_SDA #23 I2C0_SCL #22 | CMU_CLK1 #5 PRS_CH3 #14 PRS_CH4 #6 PRS_CH5 #5 PRS_CH6 #17 ACMP0_O #23 ACMP1_O #23 DBG_SWO #2 |
| 17 | PA0 | ADC0_EXTN BUSCX BUSDY | TIMO_CC0 #0 TIMO_CC1 #31 TIMO_CC2 #30 TIMO_CDTI0 #29 TIMO_CDTI1 #28 TIMO_CDTI2 #27 TIM1_CC0 #0 TIM1_CC1 #31 TIM1_CC2 #30 TIM1_CC3 #29 LE- TIMO_OUT0 #0 LE- TIMO_OUT1 #31 PCNT0_S0IN #0 PCNT0_S1IN #31 | US0_TX #0 US0_RX #31 US0_CLK #30 US0_CS #29 US0_CTS #28 US0_RTS #27 US1_TX #0 US1_RX #31 US1_CLK #30 US1_CS #29 US1_CTS #28 US1_RTS #27 LEU0_TX #0 LEU0_RX #31 I2C0_SDA #0 I2C0_SCL #31 | CMU_CLK1 #0 PRS_CH6 #0 PRS_CH7 #10 PRS_CH8 #9 PRS_CH9 #8 ACMP0_O #0 ACMP1_O #0 |
| 18 | PA1 | ADC0_EXTP BUSCY BUSDX | TIMO_CC0 #1 TIMO_CC1 #0 TIMO_CC2 #31 TIMO_CDTI0 #30 TIMO_CDTI1 #29 TIMO_CDTI2 #28 TIM1_CC0 #1 TIM1_CC1 #0 TIM1_CC2 #31 TIM1_CC3 #30 LE- TIMO_OUT0 #1 LE- TIMO_OUT1 #0 PCNT0_S0IN #1 PCNT0_S1IN #0 | US0_TX #1 US0_RX #0 US0_CLK #31 US0_CS #30 US0_CTS #29 US0_RTS #28 US1_TX #1 US1_RX #0 US1_CLK #31 US1_CS #30 US1_CTS #29 US1_RTS #28 LEU0_RX #1 LEU0_RX #0 I2C0_SDA #1 I2C0_SCL #0 | CMU_CLK0 #0 PRS_CH6 #1 PRS_CH7 #0 PRS_CH8 #10 PRS_CH9 #9 ACMP0_O #1 ACMP1_O #1 |
| 19 | PB11 | BUSCY BUSDX | TIMO_CC0 #6 TIMO_CC1 #5 TIMO_CC2 #4 TIMO_CDTI0 #3 TIMO_CDTI1 #2 TIMO_CDTI2 #1 TIM1_CC0 #6 TIM1_CC1 #5 TIM1_CC2 #4 TIM1_CC3 #3 LE- TIMO_OUT0 #6 LE- TIMO_OUT1 #5 PCNT0_S0IN #6 PCNT0_S1IN #5 | US0_TX #6 US0_RX #5 US0_CLK #4 US0_CS #3 US0_CTS #2 US0_RTS #1 US1_TX #6 US1_RX #5 US1_CLK #4 US1_CS #3 US1_CTS #2 US1_RTS #1 LEU0_RX #6 LEU0_RX #5 I2C0_SDA #6 I2C0_SCL #5 | PRS_CH6 #6 PRS_CH7 #5 PRS_CH8 #4 PRS_CH9 #3 ACMP0_O #6 ACMP1_O #6 |

7. QFN48 Package Specifications

7.1 QFN48 Package Dimensions




Figure 7.1. QFN48 Package Drawing

Table 7.2. QFN48 PCB Land Pattern Dimensions

| Dimension | Typ |
|-----------|------|
| S1 | 6.01 |
| S | 6.01 |
| L1 | 4.70 |
| W1 | 4.70 |
| e | 0.50 |
| W | 0.26 |
| L | 0.86 |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. This Land Pattern Design is based on the IPC-7351 guidelines.
3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.
4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
5. The stencil thickness should be 0.125 mm (5 mils).
6. The ratio of stencil aperture to land pad size can be 1:1 for all perimeter pads.
7. A 4x4 array of 0.75 mm square openings on a 1.00 mm pitch can be used for the center ground pad.
8. A No-Clean, Type-3 solder paste is recommended.
9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

8.2 QFN32 PCB Land Pattern




Figure 8.2. QFN32 PCB Land Pattern Drawing

| | | | | | | | | | | | | | | | |
|--|---|---|---|---|---|---|---|---|---|---|---|---|---|---|-----------|
| 8. QFN32 Package Specifications | . | . | . | . | . | . | . | . | . | . | . | . | . | . | 91 |
| 8.1 QFN32 Package Dimensions | . | . | . | . | . | . | . | . | . | . | . | . | . | . | .91 |
| 8.2 QFN32 PCB Land Pattern | . | . | . | . | . | . | . | . | . | . | . | . | . | . | .93 |
| 8.3 QFN32 Package Marking | . | . | . | . | . | . | . | . | . | . | . | . | . | . | .95 |
| 9. Revision History | . | . | . | . | . | . | . | . | . | . | . | . | . | . | 96 |
| 9.1 Revision 1.1 | . | . | . | . | . | . | . | . | . | . | . | . | . | . | .96 |
| 9.2 Revision 1.0 | . | . | . | . | . | . | . | . | . | . | . | . | . | . | .96 |
| 9.3 Revision 0.95 | . | . | . | . | . | . | . | . | . | . | . | . | . | . | .96 |
| 9.4 Revision 0.31 | . | . | . | . | . | . | . | . | . | . | . | . | . | . | .96 |
| 9.5 Revision 0.3 | . | . | . | . | . | . | . | . | . | . | . | . | . | . | .96 |
| 9.6 Revision 0.2 | . | . | . | . | . | . | . | . | . | . | . | . | . | . | .96 |
| 9.7 Revision 0.1 | . | . | . | . | . | . | . | . | . | . | . | . | . | . | .97 |
| Table of Contents | . | . | . | . | . | . | . | . | . | . | . | . | . | . | 98 |