



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	25MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	4KB (2K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f2220-e-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Register	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt		
IPR2	2220	2320	4220	4320	11-1 1111	11-1 1111	uu-u uuuu
PIR2	2220	2320	4220	4320	00-0 0000	00-0 0000	uu-u uuuu (1)
PIE2	2220	2320	4220	4320	00-0 0000	00-0 0000	uu-u uuuu
	2220	2320	4220	4320	1111 1111	1111 1111	นนนน นนนน
	2220	2320	4220	4320	-111 1111	-111 1111	-uuu uuuu
	2220	2320	4220	4320	0000 0000	0000 0000	uuuu uuuu ⁽¹⁾
	2220	2320	4220	4320	-000 0000	-000 0000	-uuu uuuu ⁽¹⁾
	2220	2320	4220	4320	0000 0000	0000 0000	นนนน นนนน
FIEI	2220	2320	4220	4320	-000 0000	-000 0000	-uuu uuuu
OSCTUNE	2220	2320	4220	4320	00 0000	00 0000	uu uuuu
OSCTUN2	2220	2320	4220	4320	0-00 0000	0-00 0000	น-นน นนนน
TRISE	2220	2320	4220	4320	0000 -111	0000 -111	uuuu -uuu
TRISD	2220	2320	4220	4320	1111 1111	1111 1111	นนนน นนนน
TRISC	2220	2320	4220	4320	1111 1111	1111 1111	սսսս սսսս
TRISB	2220	2320	4220	4320	1111 1111	1111 1111	นนนน นนนน
TRISA ⁽⁵⁾	2220	2320	4220	4320	1111 1111 (5)	1111 1111 (5)	uuuu uuuu ⁽⁵⁾
LATE	2220	2320	4220	4320	xxx	uuu	uuu
LATD	2220	2320	4220	4320	XXXX XXXX	սսսս սսսս	นนนน นนนน
LATC	2220	2320	4220	4320	XXXX XXXX	นนนน นนนน	นนนน นนนน
LATB	2220	2320	4220	4320	XXXX XXXX	นนนน นนนน	นนนน นนนน
LATA ⁽⁵⁾	2220	2320	4220	4320	xxxx xxxx (5)	uuuu uuuu (5)	uuuu uuuu (5)
PORTE	2220	2320	4220	4320	xxxx	xxxx	uuuu
PORTD	2220	2320	4220	4320	XXXX XXXX	นนนน นนนน	นนนน นนนน
PORTC	2220	2320	4220	4320	XXXX XXXX	นนนน นนนน	นนนน นนนน
PORTB	2220	2320	4220	4320	XXXX XXXX	นนนน นนนน	นนนน นนนน
PORTA ⁽⁵⁾	2220	2320	4220	4320	xx0x 0000 (5)	uu0u 0000 (5)	uuuu uuuu ⁽⁵⁾

TABLE 4-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

- **2:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 4-2 for Reset value for specific condition.
- **5:** Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

REGISTER 6-1: EECON1: DATA EEPROM CONTROL REGISTER 1

R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0
EEPGD	CFGS	—	FREE	WRERR ⁽¹⁾	WREN	WR	RD
bit 7							bit 0

Legend:	S = Settable bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7	EEPGD: Flash Program or Data EEPROM Memory Select bit
	1 = Access Flash program memory
	0 = Access data EEPROM memory
bit 6	CFGS: Flash Program/Data EEPROM or Configuration Select bit
	1 = Access Configuration registers
	0 = Access Flash program or data EEPROM memory
bit 5	Unimplemented: Read as '0'
bit 4	FREE: Flash Row Erase Enable bit
	 1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation)
	0 = Perform write-only
bit 3	WRERR: EEPROM Error Flag bit ⁽¹⁾
	 1 = A write operation was prematurely terminated (any Reset during self-timed programming) 0 = The write operation completed normally
bit 2	WREN: Write Enable bit
	1 = Allows write cycles to Flash program/data EEPROM
	0 = Inhibits write cycles to Flash program/data EEPROM
bit 1	WR: Write Control bit
	 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.)
	0 = Write cycle completed
bit 0	RD: Read Control bit
	 1 = Initiates a memory read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1.)
	0 = Read completed
Note 1:	When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error

condition.

R/W-1	R/W-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
INT2IP	INT1IP	—	INT2IE	INT1IE	—	INT2IF	INT1IF
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown
bit 7	INT2IP: INT2	External Interr	upt Priority bi	t			
	1 = High prio	ority					
	0 = Low prior	rity					
bit 6	INT1IP: INT1	External Interr	upt Priority bi	t			
	1 = High prio	ority					
	0 = Low prior	rity	-1				
bit 5	Unimplemen	ted: Read as	0′ . —				
bit 4	INT2IE: IN12	External Interr	upt Enable bi	t			
	1 = Enables	the INT2 extern	nal interrupt				
hit 3		External Interr	unt Enable bi	+			
bit 5	1 = Enables	the INIT1 extern	al interrunt	L C C C C C C C C C C C C C C C C C C C			
	0 = Disables	the INT1 exter	nal interrupt				
bit 2	Unimplemen	ted: Read as '	0'				
bit 1	INT2IF: INT2	External Interr	upt Flag bit				
	1 = The INT2	2 external interr	upt occurred	(must be clear	red in software)		
	0 = The INT2	2 external interr	upt did not o	ccur			
bit 0	INT1IF: INT1	External Interr	upt Flag bit				
	1 = The INT1	1 external interr	upt occurred	(must be clear	red in software)		
	0 = The INT	1 external interr	upt did not od	ccur			
Note: Int	terrupt flag bits a	are set when a	n interrupt co	ondition occurs	s regardless of t	the state of its	corresponding
en	able bit or the gl	lobal enable bit	. User softwa	re should ensu	ire the appropria	ate interrupt flag	g bits are clear

prior to enabling an interrupt. This feature allows for software polling.

REGISTER 9-3: INTCON3: INTERRUPT CONTROL REGISTER 3



FIGURE 10-3:

BLOCK DIAGRAM OF RA6 PIN



FIGURE 10-4:

BLOCK DIAGRAM OF RA4/T0CKI PIN



FIGURE 10-5:

BLOCK DIAGRAM OF RA7 PIN



FIGURE 11-1: TIMER0 BLOCK DIAGRAM IN 8-BIT MODE







15.3 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 or TMR3 registers when an event occurs on pin RC2/CCP1/P1A. An event is defined as one of the following:

- every falling edge
- · every rising edge
- every 4th rising edge
- · every 16th rising edge

The event is selected by control bits, CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit, CCP1IF (PIR1<2>), is set; it must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value is overwritten by the new captured value.

15.3.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1/P1A pin should be configured as an input by setting the TRISC<2> bit.

Note:	If the RC2/CCP1/P1A is configured as an
	output, a write to the port can cause a capture condition.

15.3.2 TIMER1/TIMER3 MODE SELECTION

The timers that are to be used with the capture feature (either Timer1 and/or Timer3) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation may not work. The timer to be used with each CCP module is selected in the T3CON register.

15.3.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit, CCP1IF, following any such change in operating mode.

15.3.4 CCP PRESCALER

There are four prescaler settings specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore, the first capture may be from a non-zero prescaler. Example 15-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 15-1: CHANGING BETWEEN CAPTURE PRESCALERS

CON, F ;	; Turn CCP module off
CAPT_PS ;	; Load WREG with the
;	; new prescaler mode
;	; value and CCP ON
CON ;	; Load CCP1CON with
;	; this value
	CON, F CAPT_PS CON





16.4.4 PROGRAMMABLE DEAD-BAND DELAY

In half-bridge applications, where all power switches are modulated at the PWM frequency at all times, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (*shootthrough current*) may flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In the Half-Bridge Output mode, a digitally programmable dead band delay is available to avoid shootthrough current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 16-4 for illustration. The lower seven bits of the PWM1CON register (Register 16-2) set the delay period in terms of microcontroller instruction cycles (TCY or 4 TOSC).

16.4.5 ENHANCED PWM AUTO-SHUTDOWN

When the ECCP is programmed for any of the enhanced PWM modes, the active output pins may be configured for auto-shutdown. Auto-shutdown immediately places the enhanced PWM output pins into a defined shutdown state when a shutdown event occurs. A shutdown event can be caused by either of the two comparator modules or the INT0 pin (or any combination of these three sources). The comparators may be used to monitor a voltage input proportional to a current being monitored in the bridge circuit. If the voltage exceeds a threshold, the comparator switches state and triggers a shutdown. Alternatively, a digital signal on the INT0 pin can also trigger a shutdown. The autoshutdown feature can be disabled by not selecting any auto-shutdown sources. The auto-shutdown sources to be used are selected using the ECCPAS2:ECCPAS0 bits (ECCPAS<6:4>).

When a shutdown occurs, the output pins are asynchronously placed in their shutdown states, specified by the PSSAC1:PSSAC0 and PSSBD1:PSSBD0 bits (ECCPAS<3:0>). Each pin pair (P1A/P1C and P1B/ P1D) may be set to drive high, drive low or be tri-stated (not driving). The ECCPASE bit (ECCPAS<7>) is also set to hold the enhanced PWM outputs in their shutdown states.

The ECCPASE bit is set by hardware when a shutdown event occurs. If automatic restarts are not enabled, the ECCPASE bit is cleared by firmware when the cause of the shutdown clears. If automatic restarts are enabled, the ECCPASE bit is automatically cleared when the cause of the auto-shutdown has cleared.

If the ECCPASE bit is set when a PWM period begins, the PWM outputs remain in their shutdown state for that entire PWM period. When the ECCPASE bit is cleared, the PWM outputs will return to normal operation at the beginning of the next PWM period.

Note: Writing to the ECCPASE bit is disabled while a shutdown condition is active.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
PRSEN	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0	
bit 7						bit 0		
Legend:								
R = Readable I	bit	W = Writable I	oit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' =		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 7	PRSEN: PWI	M Restart Enab	le bit					

REGISTER 16-2: PWM1CON: PWM CONFIGURATION REGISTER

	the PWM restarts automatically	
	0 = Upon auto-shutdown, ECCPASE must be cleared in software to restart the PWM	
bit 6-0	PDC6:PDC0: PWM Delay Count bits	

Delay time, in number of Fosc/4 (4 * Tosc) cycles, between the scheduled time when a PWM signal should transition to active and the actual time it transitions active.

1 = Upon auto-shutdown, the ECCPASE bit clears automatically once the shutdown event goes away;

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
WCOL	SSPOV	SSPEN ⁽¹⁾	CKP	SSPM3 ⁽²⁾	SSPM2 ⁽²⁾	SSPM1 ⁽²⁾	SSPM0 ⁽²⁾	
bit 7							bit 0	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 7	 it 7 WCOL: Write Collision Detect bit In Master Transmit mode: 1 = A write to the SSPBUF register was attempted while the I²C conditions were not valid transmission to be started (must be cleared in software) 0 = No collision In Slave Transmit mode: 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared software) 0 = No collision 							
	I his is a "don	it care bit.						
dit 6	1 = A byte is software) 0 = No overfl	eive Overnow II o <u>de:</u> received while) low 10de:	the SSPBUF	register is still	holding the prev	ious byte (mus	t be cleared in	
	This is a "don	i't care" bit in Tr	ansmit mode					
bit 5	SSPEN: Mas 1 = Enables t 0 = Disables :	ter Synchronou he serial port a serial port and	s Serial Port nd configures configures the	Enable bit ⁽¹⁾ the SDA and ese pins as I/O	SCL pins as the port pins	serial port pin	5	
bit 4	CKP: SCK R	elease Control	bit					
	<u>In Slave mode:</u> 1 = Release clock 0 = Holds clock low (clock stretch), used to ensure data setup time <u>In Master mode:</u> Unused in this mode							
bit 3-0	SSPM3:SSPI 1111 = I ² C S 1110 = I ² C S 1011 = I ² C F 1000 = I ² C M 0111 = I ² C S 0110 = I ² C S	M0: Master Syr lave mode, 10- lave mode, 7-b irmware Contro laster mode, clo lave mode, 10- lave mode, 7-b	the technology of techno	rial Port Mode ith Start and St h Start and Sto node (slave Idle I * (SSPADD +	Select bits ⁽²⁾ top bit interrupts p bit interrupts e e) 1))	enabled enabled		
Note 1: V	When enabled the	ID2 bac AD2	nine muet he	nronerly confi	iaurod as input (or output		

REGISTER 17-4: SSPCON1: MSSP CONTROL REGISTER 1 (I²C[™] MODE)

- When enabled, the SDA and SCL pins must be properly configured as input or output.
 - 2: Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
GCEN	ACKSTAT	ACKDT ⁽¹⁾	ACKEN	RCEN	PEN	RSEN	SEN		
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable I	oit	U = Unimple	mented bit, read	d as '0'			
-n = value at	POR	"1" = Bit is set		$0^{\circ} = Bit is cle$	eared	x = Bit is unk	nown		
bit 7	GCEN: Gene	ral Call Fnable	bit (Slave mo	de only)					
	1 = Enable in 0 = General o	terrupt when a call address disa	general call a abled	iddress (0000h	n) is received in	the SSPSR			
bit 6	ACKSTAT: A	cknowledge Sta	itus bit (Maste	er Transmit mo	ode only)				
	1 = Acknowle 0 = Acknowle	edge was not re edge was receiv	ceived from s ed from slave	lave e					
bit 5	ACKDT: Ackr	nowledge Data	bit (Master R	eceive mode c	only) ⁽¹⁾				
	1 = Not Ackn 0 = Acknowle	owledge edge							
bit 4	ACKEN: Ack 1 = Initiate A cleared b 0 = Acknowle	nowledge Sequ cknowledge sec by hardware. edge sequence	ence Enable quence on SD Idle	bit (Master Re A and SCL pir	eceive mode onl ns and transmit A	y) ACKDT data bit	. Automatically		
bit 3	RCEN: Recei	ceive Enable bit (Master Receive mode only)							
	1 = Enables I 0 = Receive I	Receive mode f Idle	or I ² C						
bit 2	PEN: Stop Co	ondition Enable	bit (Master m	node only)					
	1 = Initiate St 0 = Stop cond	op condition on dition Idle	SDA and SC	L pins. Autom	atically cleared	by hardware.			
bit 1	RSEN: Repe	ated Start Cond	ition Enabled	l bit (Master m	ode only)				
	1 = Initiate R 0 = Repeate	Repeated Start c d Start conditior	ondition on S 1 Idle	DA and SCL p	oins. Automatica	ally cleared by I	nardware.		
bit 0	SEN: Start Co	ondition Enable	d/Stretch Ena	abled bit					
	<u>In Master mo</u> 1 = Initiate St 0 = Start cone	<u>de:</u> art condition on dition Idle	SDA and SC	CL pins. Autom	atically cleared	by hardware.			
	In Slave mod 1 = Clock stre 0 = Clock stre	<u>e:</u> etching is enabl etching is disabl	ed for both S ed	lave Transmit a	and Slave Rece	ive (stretch en	abled)		

REGISTER 17-5: SSPCON2: MSSP CONTROL REGISTER 2 (I²C[™] MODE)

Note 1: Value that will be transmitted when the user initiates an Acknowledge sequence at the end of a receive.

	Fosc	= 40.000) MHz	Fosc	= 20.000	MHz	Fosc	= 16.000	MHz	Fosc	= 10.000) MHz
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
2.4	—	_	_	4.88	103.45	255	3.91	62.76	255	2.44	1.73	255
9.6	9.77	1.73	255	9.62	0.16	129	9.62	0.16	103	9.63	0.16	64
19.2	19.23	0.16	129	19.23	0.16	64	19.23	0.16	51	18.94	-1.36	32
38.4	38.46	0.16	64	37.88	-1.36	32	38.46	0.16	25	39.06	1.73	15
57.6	58.14	0.94	42	56.82	-1.36	21	58.82	2.12	16	56.82	-1.36	10
76.8	75.76	-1.36	32	78.13	1.73	15	76.92	0.16	12	78.13	1.73	7
96.0	96.15	0.16	25	96.15	0.16	12	100.00	4.17	9	89.29	-6.99	6
115.2	113.64	-1.36	21	113.64	-1.36	10	111.11	-3.55	8	125.00	8.51	4
250.0	250.00	0.00	9	250.00	0.00	4	250.00	0.00	3	208.33	-16.67	2
300.0	312.50	4.17	7	312.50	4.17	3	333.33	11.11	2	312.50	4.17	1
500.0	500.00	0.00	4	416.67	-16.67	2	500.00	0.00	1	—	—	—
625.0	625.00	0.00	3	625.00	0.00	1	—	—	—	625.00	0.00	0
1000.0	833.33	-16.67	2	_	—	—	1000.00	0.00	0	—	—	—
1250.0	1250.00	0.00	1	1250.00	0.00	0	—	—	—	—	_	_
BAUD	Fosc = 8.000000 MHz			Fosc = 7.159090 MHz			Fosc =	5.06880) MHz	Foso	; = 4.000	MHz
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	—		_									
1.2				_	—	—	_	_	—	0.98	225.52	255
	1.95	62.76	255	 1.75	— 45.65	 255	 1.24	— 3.13	— 255	0.98 1.20	225.52 0.16	255 207
2.4	1.95 2.40	62.76 0.16	255 207	 1.75 2.41	— 45.65 0.23	— 255 185	 1.24 2.40	— 3.13 0.00	— 255 131	0.98 1.20 2.40	225.52 0.16 0.16	255 207 103
2.4 9.6	1.95 2.40 9.62	62.76 0.16 0.16	255 207 51	 1.75 2.41 9.52	— 45.65 0.23 -0.83	— 255 185 46	 1.24 2.40 9.60	 3.13 0.00 0.00	— 255 131 32	0.98 1.20 2.40 9.62	225.52 0.16 0.16 0.16	255 207 103 25
2.4 9.6 19.2	1.95 2.40 9.62 19.23	62.76 0.16 0.16 0.16	255 207 51 25		 45.65 0.23 -0.83 1.32	— 255 185 46 22	— 1.24 2.40 9.60 18.64	 3.13 0.00 0.00 -2.94	— 255 131 32 16	0.98 1.20 2.40 9.62 19.23	225.52 0.16 0.16 0.16 0.16 0.16	255 207 103 25 12
2.4 9.6 19.2 38.4	1.95 2.40 9.62 19.23 38.46	62.76 0.16 0.16 0.16 0.16	255 207 51 25 12		 45.65 0.23 -0.83 1.32 -2.90	— 255 185 46 22 11	 1.24 2.40 9.60 18.64 39.60	3.13 0.00 0.00 -2.94 3.13	— 255 131 32 16 7	0.98 1.20 2.40 9.62 19.23 35.71	225.52 0.16 0.16 0.16 0.16 -6.99	255 207 103 25 12 6
2.4 9.6 19.2 38.4 57.6	1.95 2.40 9.62 19.23 38.46 55.56	62.76 0.16 0.16 0.16 0.16 -3.55	255 207 51 25 12 8		 45.65 0.23 -0.83 1.32 -2.90 -2.90	 255 185 46 22 11 7		 3.13 0.00 0.00 -2.94 3.13 -8.33	— 255 131 32 16 7 5	0.98 1.20 2.40 9.62 19.23 35.71 62.50	225.52 0.16 0.16 0.16 0.16 -6.99 8.51	255 207 103 25 12 6 3
2.4 9.6 19.2 38.4 57.6 76.8	1.95 2.40 9.62 19.23 38.46 55.56 71.43	62.76 0.16 0.16 0.16 0.16 -3.55 -6.99	255 207 51 25 12 8 6	1.75 2.41 9.52 19.45 37.29 55.93 74.57	 45.65 0.23 -0.83 1.32 -2.90 -2.90 -2.90	— 255 185 46 22 11 7 5				0.98 1.20 2.40 9.62 19.23 35.71 62.50 83.33	225.52 0.16 0.16 0.16 0.16 -6.99 8.51 8.51	255 207 103 25 12 6 3 2
2.4 9.6 19.2 38.4 57.6 76.8 96.0	1.95 2.40 9.62 19.23 38.46 55.56 71.43 100.00	62.76 0.16 0.16 0.16 -3.55 -6.99 4.17	255 207 51 25 12 8 6 4	1.75 2.41 9.52 19.45 37.29 55.93 74.57 89.49	 45.65 0.23 -0.83 1.32 -2.90 -2.90 -2.90 -2.90 -6.78	 255 185 46 22 11 7 5 4		 3.13 0.00 0.00 -2.94 3.13 -8.33 3.13 		0.98 1.20 2.40 9.62 19.23 35.71 62.50 83.33 —	225.52 0.16 0.16 0.16 0.16 -6.99 8.51 8.51 	255 207 103 25 12 6 3 2 2
2.4 9.6 19.2 38.4 57.6 76.8 96.0 115.2	1.95 2.40 9.62 19.23 38.46 55.56 71.43 100.00 125.00	62.76 0.16 0.16 0.16 -3.55 -6.99 4.17 8.51	255 207 51 25 12 8 6 4 3	1.75 2.41 9.52 19.45 37.29 55.93 74.57 89.49 111.86	 45.65 0.23 -0.83 1.32 -2.90 -2.90 -2.90 -6.78 -2.90	 255 185 46 22 11 7 5 4 3				0.98 1.20 2.40 9.62 19.23 35.71 62.50 83.33 — 125.00	225.52 0.16 0.16 0.16 0.16 -6.99 8.51 8.51 8.51	255 207 103 25 12 6 3 2 1
2.4 9.6 19.2 38.4 57.6 76.8 96.0 115.2 250.0	1.95 2.40 9.62 19.23 38.46 55.56 71.43 100.00 125.00 250.00	62.76 0.16 0.16 0.16 -3.55 -6.99 4.17 8.51 0.00	255 207 51 25 12 8 6 4 3 1	1.75 2.41 9.52 19.45 37.29 55.93 74.57 89.49 111.86 223.72		 255 185 46 22 11 7 5 4 3 1	 1.24 2.40 9.60 18.64 39.60 52.80 79.20 105.60 			0.98 1.20 2.40 9.62 19.23 35.71 62.50 83.33 — 125.00 250.00	225.52 0.16 0.16 0.16 -6.99 8.51 8.51 8.51 0.00	255 207 103 25 12 6 3 2 — 1 0
2.4 9.6 19.2 38.4 57.6 76.8 96.0 115.2 250.0 300.0	1.95 2.40 9.62 19.23 38.46 55.56 71.43 100.00 125.00 250.00 —	62.76 0.16 0.16 0.16 -3.55 -6.99 4.17 8.51 0.00 —	255 207 51 25 12 8 6 4 3 1	1.75 2.41 9.52 19.45 37.29 55.93 74.57 89.49 111.86 223.72 —		 255 185 46 22 11 7 5 4 3 1 				0.98 1.20 2.40 9.62 19.23 35.71 62.50 83.33 — 125.00 250.00 —	225.52 0.16 0.16 0.16 -6.99 8.51 8.51 8.51 0.00 	255 207 103 25 12 6 3 2 1 0

TABLE 18-4: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1, HIGH SPEED)

BAUD RATE (K)	Fosc =	3.57954	5 MHz	Fosc =	2.00000	0 MHz	Fosc =	1.00000	0 MHz	Fosc =	0.03276	8 MHz
	Actual Rate (K)	% Error	SPBRG value (decimal)									
0.3	0.87	191.30	255	0.49	62.76	255	0.30	0.16	207	0.29	-2.48	6
1.2	1.20	0.23	185	1.20	0.16	103	1.20	0.16	51	1.02	-14.67	1
2.4	2.41	0.23	92	2.40	0.16	51	2.40	0.16	25	2.05	-14.67	0
9.6	9.73	1.32	22	9.62	0.16	12	8.93	-6.99	6	_	_	_
19.2	18.64	-2.90	11	17.86	-6.99	6	20.83	8.51	2	_	_	_
38.4	37.29	-2.90	5	41.67	8.51	2	31.25	-18.62	1	_	_	_
57.6	55.93	-2.90	3	62.50	8.51	1	62.50	8.51	0	_	_	_
76.8	74.57	-2.90	2		_	_	_	_	_	_	_	_
115.2	111.86	-2.90	1	125.00	8.51	0	—	_	_	_	_	_
250.0	223.72	-10.51	0	_	_	_	_	_	_	—	_	_

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	—	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0
bit 7				·			bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	ADFM: A/D R 1 = Right just 0 = Left justifi	Result Format S ified ed	Select bit				
bit 6	Unimplemen	ted: Read as '	0'				
bit 5-3	ACQT2:ACQT0: A/D Acquisition Time Select bits 111 = 20 TAD 110 = 16 TAD 101 = 12 TAD 100 = 8 TAD 011 = 6 TAD 010 = 4 TAD 001 = 2 TAD 000 = 0 TAD ⁽¹⁾						
bit 2-0	ADCS2:ADCS0: A/D Conversion Clock Select bits 111 = FRC (clock derived from A/D RC oscillator) ⁽¹⁾ 110 = Fosc/64 101 = Fosc/16 100 = Fosc/4 011 = FRC (clock derived from A/D RC oscillator) ⁽¹⁾ 010 = Fosc/32 001 = Fosc/8 000 = Fosc/2						

REGISTER 19-3: ADCON2: A/D CONTROL REGISTER 2

Note 1: If the A/D FRC clock source is selected, a delay of one TCY (instruction cycle) is added before the A/D clock starts. This allows the SLEEP instruction to be executed before starting a conversion.

19.5 Operation in Power-Managed Modes

The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power-managed mode.

If the A/D is expected to operate while the device is in a power-managed mode, the ACQT2:ACQT0 and ADCS2:ADCS0 bits in ADCON2 should be updated in accordance with the power-managed mode clock that will be used. After the power-managed mode is entered (either of the power-managed Run modes), an A/D acquisition or conversion may be started. Once an acquisition or conversion is started, the device should continue to be clocked by the same power-managed mode clock source until the conversion has been completed. If desired, the device may be placed into the corresponding power-managed Idle mode during the conversion.

If the power-managed mode clock frequency is less than 1 MHz, the A/D RC clock source should be selected.

Operation in Sleep mode requires the A/D RC clock to be selected. If bits ACQT2:ACQT0 are set to '000' and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry to Sleep mode. The IDLEN and SCS bits in the OSCCON register must have already been cleared prior to starting the conversion.

19.6 Configuring Analog Port Pins

The ADCON1, TRISA, TRISB and TRISE registers all configure the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS3:CHS0 bits and the TRIS bits.

- Note 1: When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will be accurately converted.
 - 2: Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the device's specification limits.
 - The PBADEN bit in the Configuration register configures PORTB pins to reset as analog or digital pins by controlling how the PCFG0 bits in ADCON1 are reset.

FIGURE 20-3: COMPARATOR OUTPUT BLOCK DIAGRAM



20.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that occurred. The CMIF bit (PIR registers) is the Comparator Interrupt Flag. The CMIF bit is cleared by firmware. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

The CMIE bit (PIE registers) and the PEIE bit (INTCON register) must be set to enable the interrupt. In addition, the GIE bit must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

Note: If a change in the CMCON register (C1OUT or C2OUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CMIF (PIR registers) interrupt flag may not get set.

The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition and allow flag bit CMIF to be cleared.

22.2.1 REFERENCE VOLTAGE SET POINT

The internal reference voltage of the LVD module may be used by other internal circuitry (the Programmable Brown-out Reset). If these circuits are disabled (lower current consumption), the reference voltage circuit requires a time to become stable before a low-voltage condition can be reliably detected. This time is invariant of system clock speed. This start-up time is specified in electrical specification parameter #36. The low-voltage interrupt flag will not be enabled until a stable reference voltage is reached. Refer to the waveform in Figure 22-4.

22.2.2 CURRENT CONSUMPTION

When the module is enabled, the LVD comparator and voltage divider are enabled and will consume static current. The voltage divider can be tapped from multiple places in the resistor array. Total current consumption, when enabled, is specified in electrical specification parameter #D022B.

22.3 Operation During Sleep

When enabled, the LVD circuitry continues to operate during Sleep. If the device voltage crosses the trip point, the LVDIF bit will be set and the device will wakeup from Sleep. Device execution will continue from the interrupt vector address if interrupts have been globally enabled.

22.4 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the LVD module to be turned off.

24.0 INSTRUCTION SET SUMMARY

The PIC18 instruction set adds many enhancements to the previous PIC MCU instruction sets, while maintaining an easy migration from these PIC MCU instruction sets.

Most instructions are a single program memory word (16 bits) but there are three instructions that require two program memory locations.

Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- · Control operations

The PIC18 instruction set summary in Table 24-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 24-1 shows the opcode field descriptions.

Most **byte-oriented** instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator 'f' specifies which file register is to be used by the instruction.

The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All bit-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located.

The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the CALL or RETURN instructions (specified by 's')
- The mode of the table read and table write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word except for three double word instructions. These three instructions were made double word instructions so that all the required information is available in these 32 bits. In the second word, the 4 MSbs are '1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP.

The double word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s. Two-word branch instructions (if true) would take 3 μ s.

Figure 24-1 shows the general formats that the instructions can have.

All examples use the format 'nnh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

The Instruction Set Summary, shown in Table 24-2, lists the instructions recognized by the Microchip Assembler (MPASMTM). **Section 24.2** "Instruction **Set**" provides a description of each instruction.

24.1 READ-MODIFY-WRITE OPERATIONS

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified and the result is stored according to either the instruction or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

For example, a "BCF PORTB, 1" instruction will read PORTB, clear bit 1 of the data, then write the result back to PORTB. The read operation would have the unintended result that any condition that sets the RBIF flag would be cleared. The R-M-W operation may also copy the level of an input pin to its corresponding output latch.

DECFSZ	Decremer	Decrement f, Skip if 0					
Syntax:	[label] [[<i>label</i>] DECFSZ f[,d[,a]]					
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5					
Operation:	$(f) - 1 \rightarrow c$ skip if resu	lest, µ lt = 0					
Status Affected:	None						
Encoding:	0010	11da fff	f fff				
Description:	I he conter decrement is placed in is placed b (default). If the result tion which carded and instruction Bank will b the BSR v bank will b	decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is '0', the next instruc- tion which is already fetched is dis- carded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the DSR value. (default)					
Words:	1						
Cycles: Q Cycle Activity	1(2) Note: 3 c by a	ycles if skip a a 2-word inst	and followed truction.				
Q1	Q2	Q3	Q4				
Decode	register 'f'	Data	destination				
If skip:			_				
Q1	Q2	Q3	Q4				
operation	operation	operation	operation				
If skip and follow	ed by 2-word	d instruction:					
Q1	Q2	Q3	Q4				
No	No	No	No				
No	No	No	No				
operation	operation	operation	operation				
Example:	HERE CONTINUE	DECFSZ GOTO	CNT LOOP				
Before Instru PC	uction = Address	S (HERE)					
After Instruc CNT If CNT PC If CNT PC	= CNT – 1 = 0; = Address ≠ 0; = Address	G (CONTINUE G (HERE + 2)				

DCF	SNZ	Decremer	Decrement f, Skip if not 0				
Synt	ax:	[label] [[<i>label</i>] DCFSNZ f[,d[,a]]				
Operands:		0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$				
Ope	ration:	$(f) - 1 \rightarrow c$ skip if resu	(f) – 1 \rightarrow dest, skip if result $\neq 0$				
Statu	us Affected:	None					
Enco	oding:	0100	11da fff	f ffff			
Des	cription:	The conter decrement is placed in is placed b (default). If the result instruction is discarded instead, m instruction Bank will b the BSR v bank will b	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the				
14/05	de .		e (delauit).				
000	us.	1(0)					
Cyci	65.	Note: 3 c by	ycles if skip a a 2-word ins	and followed truction.			
QC	Cycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read register 'f'	Process Data	destination			
lf sl	kip:	Ŭ		I			
	Q1	Q2	Q3	Q4			
	No	No	No	No			
الح ما	operation	operation	operation	operation			
IT SP				04			
	No	Q2 No	No No	No No			
	operation	operation	operation	operation			
	No	No	No	No			
	operation	operation	operation	operation			
Example:		HERE I ZERO : NZERO :	DCFSNZ TEM : :	ΙP			
Before Instruc		iction					
	TEMP	=	?				
	TEMP	.ion =	TEMP – 1				
	If TEMP	=	0; Addrose				
	If TEMP PC	_ ≠ =	O; Address	JZERO)			

POF)	Рор Тор	Pop Top of Return Stack				
Synt	tax:	[label]	POP				
Ope	rands:	None	None				
Оре	ration:	$(TOS) \rightarrow$	bit buck	et			
Statu	us Affected:	None					
Enco	oding:	0000	0000	0000	0110		
Description:		The TOS return sta TOS value ous value return sta This instru enable the the return software s	value is ck and is e then b that was ck. uction is e user to stack to stack.	pulled s disca ecome s pushe provid proper incorp	off the rded. The s the previ- ed onto the ed to rly manage porate a		
Wor	ds:	1					
Cycl	les:	1					
QC	Cycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	No operation	POP T valu	OS e	No operation		
<u>Exai</u>	<u>mple</u> :	POP GOTO	NEW				
Before Instruc TOS Stack (1 le		iction level down)	= 0 = 0)x0031A)x01433	2		
	After Instruction TOS PC)x01433 NEW	2		

PUS	SH	Push Top	Push Top of Return Stack			
Synt	tax:	[label]	PUSH			
Ope	rands:	None				
Ope	ration:	(PC + 2) –	→ TOS			
State	us Affected:	None				
Enc	oding:	0000	0000	0000	0101	
Description:		The PC + of the retu TOS value stack. This instru a software and then p stack.	The PC + 2 is pushed onto the top of the return stack. The previous TOS value is pushed down on the stack. This instruction allows to implement a software stack by modifying TOS, and then push it onto the return stack.			
Wor	ds:	1				
Cycl	les:	1				
QC	Cycle Activity:	:				
	Q1	Q2	Q3	3	Q4	
	Decode	PUSH PC+2 onto return stack	No operat	ion o	No peration	
<u>Exa</u>	mple:	PUSH				
	Before Instru TOS PC	uction	= C = C)x00345A)x000124		
	After Instruct PC TOS Stack (1	tion level down)	= C = C = C)x000126)x000126)x00345A		

28.0 PACKAGING INFORMATION

28.1 Package Marking Information

28-Lead SPDIP

28-Lead SOIC



Example



Example



40-Lead PDIP



№ 0710017

PIC18F2320-E/SO (e3)

Example



Legend:	XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	In the even be carried characters	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
From	: Name	
	Company	
	Address	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Appli	cation (optional):	
Woul	d you like a reply?YN	
Devi	ce: PIC18F2220/2320/4220/4320	Literature Number: DS39599G
Ques	stions:	
1. V	Vhat are the best features of this do	cument?
_		
_		
2. ⊦	low does this document meet your l	hardware and software development needs?
-		
-		
3. E	To you find the organization of this d	locument easy to follow? If not, why?
-		
4 V	Vhat additions to the document do v	you think would enhance the structure and subject?
_		
5. V	Vhat deletions from the document c	ould be made without affecting the overall usefulness?
_		
_		
6. Is	s there any incorrect or misleading i	nformation (what and where)?
_		
7. F	low would you improve this docume	ent?
-		