

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	4KB (2K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f4220t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-2: PIC18F2220/2320 PINOUT I/O DESCRIPTIONS (CONTINUED)

Din Nama	Pin N	umber	Pin	Buffer	Description
Pin Name	PDIP	SOIC	Type	Type	Description
					PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.
RB0/AN12/INT0 RB0 AN12 INT0	21	21	I/O I I	TTL Analog ST	Digital I/O. Analog input 12. External interrupt 0.
RB1/AN10/INT1 RB1 AN10 INT1	22	22	I/O I I	TTL Analog ST	Digital I/O. Analog input 10. External interrupt 1.
RB2/AN8/INT2 RB2 AN8 INT2	23	23	I/O I I	TTL Analog ST	Digital I/O. Analog input 8. External interrupt 2.
RB3/AN9/CCP2 RB3 AN9 CCP2 ⁽¹⁾	24	24	I/O I I/O	TTL Analog ST	Digital I/O. Analog input 9. Capture 2 input, Compare 2 output, PWM2 output.
RB4/AN11/KBI0 RB4 AN11 KBI0	25	25	I/O I I	TTL Analog TTL	Digital I/O. Analog input 11. Interrupt-on-change pin.
RB5/KBI1/PGM RB5 KBI1 PGM	26	26	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. Low-voltage ICSP™ programming enable pin.
RB6/KBI2/PGC RB6 KBI2 PGC	27	27	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin.
RB7/KBI3/PGD RB7 KBI3 PGD	28	28	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

O Outroot

O = Output

OD = Open-drain (no diode to VDD)

CMOS = CMOS compatible input or output

I = Input

P = Power

Note 1: Alternate assignment for CCP2 when CCP2MX is cleared.

2: Default assignment for CCP2 when CCP2MX (CONFIG3H<0>) is set.

REGISTER 5-1: STKPTR: STACK POINTER REGISTER

R/C-0	R/C-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
STKFUL ⁽¹⁾	STKUNF ⁽¹⁾	_	SP4	SP3	SP2	SP1	SP0
bit 7							bit 0

Legend:C = Clearable bitR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 7 **STKFUL:** Stack Full Flag bit⁽¹⁾

1 = Stack became full or overflowed

0 = Stack has not become full or overflowed

bit 6 STKUNF: Stack Underflow Flag bit (1)

1 = Stack underflow occurred0 = Stack underflow did not occur

bit 5 **Unimplemented:** Read as '0'

bit 4-0 **SP4:SP0:** Stack Pointer Location bits

Note 1: Bit 7 and bit 6 are cleared by user software or by a POR.

5.2.3 PUSH AND POP INSTRUCTIONS

Since the Top-of-Stack (TOS) is readable and writable, the ability to push values onto the stack and pull values off the stack, without disturbing normal program execution, is a desirable option. To push the current PC value onto the stack, a PUSH instruction can be executed. This will increment the Stack Pointer and load the current PC value onto the stack. TOSU, TOSH and TOSL can then be modified to place data or a return address on the stack.

The ability to pull the TOS value off of the stack and replace it with the value that was previously pushed onto the stack, without disturbing normal execution, is achieved by using the POP instruction. The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value.

5.2.4 STACK FULL/UNDERFLOW RESETS

These Resets are enabled by programming the STVREN bit in Configuration Register 4L. When the STVREN bit is cleared, a full or underflow condition will set the appropriate STKFUL or STKUNF bit but not cause a device Reset. When the STVREN bit is set, a full or underflow condition will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. The STKFUL or STKUNF bits are cleared by the user software or a POR Reset.

9.5 RCON Register

The RCON register contains bits used to determine the cause of the last Reset or wake-up from power-managed mode. RCON also contains the bit that enables interrupt priorities (IPEN).

REGISTER 9-10: RCON: RESET CONTROL REGISTER

R/W-0	U-0	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0
IPEN	_	_	RI	TO	PD	POR	BOR
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7 IPEN: Interrupt Priority Enable bit

1 = Enable priority levels on interrupts

0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode)

bit 6-5 **Unimplemented:** Read as '0' bit 4 **RI:** RESET Instruction Flag bit

bit 3

1 = The RESET instruction was not executed (set by firmware only)

0 = The RESET instruction was executed causing a device Reset (must be set in software after a Brown-out Reset occurs)

- Diowii-out Reset occurs)

TO: Watchdog Time-out Flag bit

1 = Set by power-up, CLRWDT instruction or SLEEP instruction

0 = A WDT time-out occurred

bit 2 PD: Power-Down Detection Flag bit

1 = Set by power-up or by the ${\tt CLRWDT}$ instruction

0 = Cleared by execution of the SLEEP instruction

bit 1 POR: Power-on Reset Status bit

1 = A Power-on Reset has not occurred (set by firmware only)

0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

bit 0 BOR: Brown-out Reset Status bit

1 = A Brown-out Reset has not occurred (set by firmware only)

0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

13.2 Timer2 Interrupt

The Timer2 module has an 8-bit Period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon Reset.

13.3 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the Synchronous Serial Port module which optionally uses it to generate the shift clock.

FIGURE 13-1: TIMER2 BLOCK DIAGRAM




TABLE 13-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
TMR2	Timer2 Mod	dule Registe	r						0000 0000	0000 0000
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
PR2	Timer2 Period Register							1111 1111	1111 1111	
OSCCON	IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0	000p qq00	000p qq00

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X2 devices; always maintain these bits clear.

The CCPR1H register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation. When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or two bits of the TMR2 prescaler, the CCP1 pin is cleared. The maximum PWM resolution (bits) for a given PWM frequency is given by the following equation.

EQUATION 15-3:

PWM Resolution (max) =
$$\frac{\log\left(\frac{FOSC}{FPWM}\right)}{\log(2)} \text{ bits}$$

Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

15.5.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- Set the PWM duty cycle by writing to the CCPR1L register and the CCP1CON<5:4> bits.
- Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

TABLE 15-4: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	10	10	10	8	7	6.58

TABLE 15-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR, B	-	Valu all o Res	ther
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 0	00x	0000	000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0	000	0000	0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0	000	0000	0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1	111	1111	1111
TRISC	PORTC Data Direction Register								1111 1	111	1111	1111
TMR2	Timer2 Mo	dule Registe	er						0000 0	000	0000	0000
PR2	Timer2 Mo	dule Period	Register						1111 1	111	1111	1111
T2CON	1	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0	000	-000	0000
CCPR1L	Capture/C	ompare/PW	M Register 1	(LSB)					xxxx x	XXX	uuuu	uuuu
CCPR1H	Capture/C	ompare/PW	M Register 1	(MSB)					xxxx x	XXX	uuuu	uuuu
CCP1CON	_	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0	000	00	0000
CCPR2L	Capture/C	ompare/PW	M Register 2	(LSB)					xxxx x	XXX	uuuu	uuuu
CCPR2H	Capture/Compare/PWM Register 2 (MSB)								xxxx x	XXX	uuuu	uuuu
CCP2CON	_	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0	000	00	0000
OSCCON	IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0	0000 g	[q00	0000	qq00

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PWM and Timer2. **Note** 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X20 devices; always maintain these bits clear.




FIGURE 16-7: EXAMPLE OF FULL-BRIDGE APPLICATION

16.4.3.1 Direction Change in Full-Bridge Mode

In the Full-Bridge Output mode, the P1M1 bit in the CCP1CON register allows users to control the forward/reverse direction. When the application firmware changes this direction control bit, the module will assume the new direction on the next PWM cycle.

Just before the end of the current PWM period, the modulated outputs (P1B and P1D) are placed in their inactive state, while the unmodulated outputs (P1A and P1C) are switched to drive in the opposite direction. This occurs in a time interval of 4 Tosc * (Timer2 Prescale Value) before the next PWM period begins. The Timer2 prescaler will be either 1, 4 or 16, depending on the value of the T2CKPS bit (T2CON<1:0>). During the interval from the switch of the unmodulated outputs to the beginning of the next period, the modulated outputs (P1B and P1D) remain inactive. This relationship is shown in Figure 16-8.

Note that in the Full-Bridge Output mode, the ECCP module does not provide any dead band delay. In general, since only one output is modulated at all times, dead band delay is not required. However, there is a situation where a dead band delay might be required. This situation occurs when both of the following conditions are true:


- The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- The turn-off time of the power switch, including the power device and driver circuit, is greater than the turn-on time.

Figure 16-9 shows an example where the PWM direction changes from forward to reverse at a near 100% duty cycle. At time t1, the outputs P1A and P1D become inactive, while output P1C becomes active. In this example, since the turn-off time of the power devices is longer than the turn-on time, a shoot-through current may flow through power devices QC and QD (see Figure 16-7) for the duration of 't'. The same phenomenon will occur to power devices QA and QB for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, one of the following requirements must be met:

- Reduce PWM for a PWM period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.

Other options to prevent shoot-through current may exist.



REGISTER 18-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0
CSRC	TX9	TXEN ⁽¹⁾	SYNC	_	BRGH	TRMT	TX9D
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7 CSRC: Clock Source Select bit

Asynchronous mode:

Don't care.

Synchronous mode:

1 = Master mode (clock generated internally from BRG)

0 = Slave mode (clock from external source)

bit 6 **TX9:** 9-Bit Transmit Enable bit

1 = Selects 9-bit transmission0 = Selects 8-bit transmission

bit 5 **TXEN:** Transmit Enable bit⁽¹⁾

1 = Transmit enabled0 = Transmit disabled

bit 4 SYNC: EUSART Mode Select bit

1 = Synchronous mode0 = Asynchronous mode

bit 3 Unimplemented: Read as '0'

bit 2 BRGH: High Baud Rate Select bit

Asynchronous mode: 1 = High speed 0 = Low speed

Synchronous mode:
Unused in this mode.

bit 1 TRMT: Transmit Shift Register Status bit

1 = TSR empty 0 = TSR full

bit 0 **TX9D:** 9th bit of Transmit Data

Can be address/data bit or a parity bit.

Note 1: SREN/CREN overrides TXEN in Sync mode.

22.2 Operation

Depending on the power source for the device voltage, the voltage normally decreases relatively slowly. This means that the LVD module does not need to be constantly operating. To decrease the current requirements, the LVD circuitry only needs to be enabled for short periods where the voltage is checked. After doing the check, the LVD module may be disabled.


Each time that the LVD module is enabled, the circuitry requires some time to stabilize. After the circuitry has stabilized, all status flags may be cleared. The module will then indicate the proper state of the system.

The following steps are needed to set up the LVD module:

- Write the value to the LVDL3:LVDL0 bits (LVDCON register) which selects the desired LVD trip point.
- Ensure that LVD interrupts are disabled (the LVDIE bit is cleared or the GIE bit is cleared).
- 3. Enable the LVD module (set the LVDEN bit in the LVDCON register).
- Wait for the LVD module to stabilize (the IRVST bit to become set).
- Clear the LVD interrupt flag, which may have falsely become set, until the LVD module has stabilized (clear the LVDIF bit).
- Enable the LVD interrupt (set the LVDIE and the GIE bits).

Figure 22-4 shows typical waveforms that the LVD module may be used to detect.

FIGURE 22-4: LOW-VOLTAGE DETECT WAVEFORMS



24.2 Instruction Set

ADDLW	ADD Literal to W						
Syntax:	[label] A	ADDLW	k				
Operands:	$0 \leq k \leq 255$						
Operation:	$(W) + k \rightarrow W$						
Status Affected:	N, OV, C,	DC, Z					
Encoding:	0000	1111	kkkk	kkkk			
Description:	The contents of W are added to the 8-bit literal 'k' and the result is placed in W.						

Words: 1 Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Process Data	Write to W

Example: ADDLW 0x15

Before Instruction W = 0x10After Instruction W = 0x25

ADDWF	ADD W to f						
Syntax:	[label] ADDWF f [,d [,a]]						
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$						
Operation:	$(W) + (f) \rightarrow dest$						
Status Affected:	N, OV, C, DC, Z						
Encoding:	0010	01da	ffff	ffff			
Description:	Add W to register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank will be selected. If 'a' is '1', the BSR is used.						
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q	3	Q4			

Decode Read Process Write to register 'f' Data destination

Example: ADDWF REG, W

Before Instruction

W = 0x17 REG = 0xC2

After Instruction

W = 0xD9 REG = 0xC2

BTG Bit Toggle f

Syntax: [label] BTG f,b[,a]

Operands: $0 \le f \le 255$

 $0 \le b < 7$ $a \in [0,1]$

Operation: $(\overline{f < b>}) \rightarrow f < b>$

Status Affected: None

Encoding: 0111 bbba ffff ffff

Description: Bit 'b' in data memory location 'f' is inverted. If 'a' is '0', the Access Bank

will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value

(default).

Words: 1
Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

Example: BTG PORTC, 4

Before Instruction:

PORTC = 0111 0101 [0x75]

After Instruction:

PORTC = 0110 0101 [0x65]

BOV	Branch if Overflow

Syntax: [label] BOV n Operands: $-128 \le n \le 127$ Operation: if Overflow bit is '1',

Status Affected: None

Encoding: 1110 0100 nnnn nnnn

Description: If the Overflow bit is '1', then the

program will branch.

 $(PC) + 2 + 2n \rightarrow PC$

The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.

1

Cycles: 1(2)

Q Cycle Activity:

If Jump:

Words:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write to PC
	ʻn'	Data	
No	No	No	No
operation	operation	operation	operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Decode Read literal		No
	ʻn'	Data	operation

Example: HERE BOV JUMP

Before Instruction

PC = address (HERE)

After Instruction

If Overflow = 1;

PC = address (JUMP)

If Overflow = 0; PC = address (HERE + 2)

BZ	Branch if	Zero
	— : ao	_0.0

Syntax: [label] BZ n Operands: $-128 \le n \le 127$ Operation: if Zero bit is '1', $(PC) + 2 + 2n \rightarrow PC$

Status Affected: None

Encoding: 1110 0000 nnnn nnnn

If the Zero bit is '1', then the Description:

program will branch.

The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.

Words: 1

Cycles: 1(2)

Q Cycle Activity:

If Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write to PC
	ʻn'	Data	
No	No	No	No
operation	operation	operation	operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	No
	ʻn'	Data	operation

Example: HERE ΒZ Jump

Before Instruction

PC address (HERE)

After Instruction

If Zero

PC address (Jump) If Zero

PC address (HERE + 2)

CALL	Subroutine	Cal

[label] CALL k [,s] Syntax:

 $0 \leq k \leq 1048575$

 $s \in [0,1]$

(PC) + 4 \rightarrow TOS, Operation:

 $k \rightarrow PC<20:1>;$ if s = 1,

 $(W) \rightarrow WS$,

 $(STATUS) \rightarrow STATUSS$,

 $(BSR) \rightarrow BSRS$

Status Affected: None

Encodina:

Operands:

1st word (k<7:0>) 1110 110s k7kkk $kkkk_0$ 1111 2nd word(k<19:8>) $k_{19}kkk$ kkkk kkkkg

Description: Subroutine call of entire 2 Mbyte

> memory range. First, return address (PC + 4) is pushed onto the return stack. If 's' = 1, the W, STATUS and BSR registers are also pushed into their respective shadow registers, WS, STATUSS and BSRS. If 's' = 0, no update occurs (default). Then, the 20-bit value 'k' is loaded into PC<20:1>.

CALL is a two-cycle instruction.

Words: 2 Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'k'<7:0>,	Push PC to stack	Read literal 'k'<19:8>, Write to PC
No	No	No	
No	No	No	No
operation	operation	operation	operation

Example: HERE THERE, FAST CALL

Before Instruction

PC address (HERE)

After Instruction

PC TOS address (THERE) = address (HERE + 4)

WS **BSRS** BSR STATUSS= **STATUS**

26.3 DC Characteristics: PIC18F2220/2320/4220/4320 (Industrial) PIC18LF2220/2320/4220/4320 (Industrial) (Continued)

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended					
Param No.	Symbol	Characteristic	Min Max Units Conditions					
	Vol	Output Low Voltage						
D080		I/O Ports	_	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C		
D080A			_	0.6	V	IOL = 7.0 mA, VDD = 4.5V, -40°C to +125°C		
D083		OSC2/CLKO (RC mode)	_	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C		
D083A			_	0.6	V	IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C		
	Vон	Output High Voltage ⁽³⁾						
D090		I/O Ports	VDD - 0.7	_	V	IOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C		
D090A			VDD - 0.7	_	V	IOH = -2.5 mA, VDD = 4.5V, -40°C to +125°C		
D092		OSC2/CLKO (RC mode)	VDD - 0.7	_	V	IOH = -1.3 mA, VDD = 4.5V, -40°C to +85°C		
D092A			VDD - 0.7	_	V	IOH = -1.0 mA, VDD = 4.5V, -40°C to +125°C		
D150	Vod	Open-Drain High Voltage	_	8.5	V	RA4 pin		
		Capacitive Loading Specs on Output Pins						
D100 ⁽⁴⁾	Cosc ₂	OSC2 Pin	_	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1		
D101	Сю	All I/O Pins and OSC2 (in RC mode)	_	50	pF	To meet the AC Timing Specifications		
D102	Св	SCL, SDA	_	400	pF	In I ² C mode		

- **Note 1:** In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC® device be driven with an external clock while in RC mode.
 - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
 - 3: Negative current is defined as current sourced by the pin.
 - 4: Parameter is characterized but not tested.


TABLE 26-17: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)

Param No.	Symbol	Characteristic	Characteristic		Max	Units	Conditions
70	TssL2scH, TssL2scL	SS ↓ to SCK ↓ or SCK ↑ Input		Tcy		ns	
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30	_	ns	
71A		(Slave mode)	Single Byte	40	I	ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30	_	ns	
72A		(Slave mode)	Single Byte	40	-	ns	(Note 1)
73A	Тв2в	Last Clock Edge of Byte 1 to the First	Clock Edge of Byte 2	1.5 Tcy + 40	_	ns	(Note 2)
74	TscH2DIL, TscL2DIL	Hold Time of SDI Data Input to SCI	old Time of SDI Data Input to SCK Edge		_	ns	
75	TDOR	SDO Data Output Rise Time	PIC18FXX20	_	25	ns	
			PIC18 LF XX20		45	ns	
76	TDOF	SDO Data Output Fall Time		_	25	ns	
77	TssH2DoZ	SS↑ to SDO Output High-Impedance	ce	10	50	ns	
78	TscR	SCK Output Rise Time	PIC18FXX20	_	25	ns	
		(Master mode)	PIC18 LF XX20	_	45	ns	
79	TscF	SCK Output Fall Time (Master mod	e)	_	25	ns	
80	TscH2DoV,	SDO Data Output Valid after SCK	PIC18FXX20	_	50	ns	
	TscL2DoV	Edge	PIC18 LF XX20	_	100	ns	
82	TssL2DoV	SDO Data Output Valid after SS ↓	PIC18FXX20	_	50	ns	
		Edge	PIC18 LF XX20	_	100	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5 Tcy + 40	_	ns	

Note 1: Requires the use of Parameter # 73A.

2: Only if Parameter # 71A and # 72A are used.

FIGURE 26-17: I²C™ BUS START/STOP BITS TIMING



27.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean + 3σ) or (mean – 3σ) respectively, where σ is a standard deviation, over the whole temperature range.

FIGURE 27-1: TYPICAL IDD vs. Fosc OVER VDD PRI_RUN, EC MODE, +25°C




FIGURE 27-2: MAXIMUM IDD vs. Fosc OVER VDD PRI_RUN, EC MODE, -40°C TO +85°C




FIGURE 27-15: TYPICAL IPD vs. VDD (+25°C), 125 kHz TO 8 MHz RC_RUN MODE, ALL PERIPHERALS DISABLED





FIGURE 27-16: MAXIMUM IPD vs. VDD (-40°C TO +125°C), 125 kHz TO 8 MHz RC_RUN, ALL PERIPHERALS DISABLED




28.0 PACKAGING INFORMATION

28.1 Package Marking Information

28-Lead SPDIP



Example




28-Lead SOIC



Example



40-Lead PDIP



Example




Legend: XX...X Customer-specific information
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code
Pb-free JEDEC designator for Matte Tin (Sn)
* This package is Pb-free. The Pb-free JEDEC designator (e3)
can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.


44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





BOTTOM VIEW





	Units	MILLIMETERS		
Dimensio	n Limits	MIN	NOM	MAX
Number of Pins	N		44	
Pitch	е		0.65 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00 0.02 0.05		
Contact Thickness	A3	0.20 REF		
Overall Width	E	8.00 BSC		
Exposed Pad Width	E2	6.30 6.45 6.80		
Overall Length	D		8.00 BSC	
Exposed Pad Length	D2	6.30	6.45	6.80
Contact Width	b	0.25 0.30 0.38		
Contact Length	L	0.30 0.40 0.50		
Contact-to-Exposed Pad	K	0.20	_	_

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

OSCTUN2 (INTRC Oscillator Tuning)		SPI Mode	
PIE1 (Peripheral Interrupt Enable 1)	94	Associated Registers	163
PIE2 (Peripheral Interrupt Enable 2)		Bus Mode Compatibility	163
PIR1 (Peripheral Interrupt Request		Effects of a Reset	
(Flag) 1)	92	Master in Power-Managed Modes	163
PIR2 (Peripheral Interrupt Request		Master Mode	
(Flag) 2)	93	Master/Slave Connection	
PWM1CON (PWM Configuration)		Registers	
RCON (Reset Control)		Serial Clock	
RCSTA (Receive Status and Control)		Serial Data In	
SSPCON1 (MSSP Control 1, I ² C Mode)		Serial Data Out	
SSPCON1 (MSSP Control 1, SPI Mode)	157	Slave in Power-Managed Modes	
SSPCON2 (MSSP Control 2,		Slave Mode	161
I ² C Master Mode)		Slave Select	155
SSPSTAT (MSSP Status, I ² C Mode)	165	SPI Clock	160
SSPSTAT (MSSP Status, SPI Mode)	156	SS	155
STATUS		SSPOV Status Flag	185
STKPTR (Stack Pointer)		SSPSTAT Register	
Summary		R/W Bit	168 160
TOCON (Timer0 Control)		Stack Full/Underflow Resets	
T1CON (Timer1 Control)		SUBFWB	
T2CON (Timer2 Control)		SUBLW	
T3CON (Timer3 Control)		SUBWF	
TRISE	112	SUBWFB	294
TXSTA (Transmit Status and Control)	196	SWAPF	295
WDTCON (Watchdog Timer Control)	247	-	
Reset		Т	
Resets	237	T0CON Register	
RETFIE		PSA Bit	119
RETLW		TOCS Bit	
RETURN		T0PS2:T0PS0 Bits	
		TOSE Bit	
Return Address Stack			
Return Stack Pointer (STKPTR)		TABLAT Register	
Revision History		Table Pointer Operations (table)	
RLCF	289	Table Reads/Table Writes	
RLNCF	290	TBLPTR Register	74
RRCF	290	TBLRD	296
RRNCF	291	TBLWT	
		Time-out in Various Situations (table)	45
S		Time-out Sequence	
SCI. See USART		Timer0	
SCK	155	16-Bit Mode Timer Reads and Writes	
SDI		Associated Registers	
SDO		Clock Source Edge Select (T0SE Bit)	
Serial Clock (SCK) Pin	155	Clock Source Select (T0CS Bit)	
Serial Communication Interface. See USART.		Interrupt	
Serial Data In (SDI) Pin		Operation	119
Serial Data Out (SDO) Pin	155	Prescaler. See Prescaler, Timer0.	
Serial Peripheral Interface. See SPI Mode.		Switching Prescaler Assignment	119
SETF	291	Timer1	121
Shoot-Through Current	149	16-Bit Read/Write Mode	124
Slave Select (SS) Pin	155	Associated Registers	125
SLEEP		Interrupt	
Sleep	202	Operation	
•	20		
OSC1 and OSC2 Pin States		Oscillator	
Software Simulator (MPLAB SIM)		Oscillator Layout Considerations	
Special Event Trigger. See Compare (CCP Module)		Overflow Interrupt	121
Special Features of the CPU		Resetting, Using a Special Event Trigger	
Special Function Registers	61	Output (CCP)	124
Map		Special Event Trigger (CCP)	
•		TMR1H Register	
		TMR1L Register	
		Use as a Real-Time Clock	

NOTES: