



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|---|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 40MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, LVD, POR, PWM, WDT |
| Number of I/O | 36 |
| Program Memory Size | 8KB (4K x 16) |
| Program Memory Type | FLASH |
| EEPROM Size | 256 x 8 |
| RAM Size | 512 x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.2V ~ 5.5V |
| Data Converters | A/D 13x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-TQFP |
| Supplier Device Package | 44-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic18f4320-i-pt |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC18F2220 PIC18F4220
- PIC18F2320 PIC18F4320

This family offers the advantages of all PIC18 microcontrollers – namely, high computational performance at an economical price with the addition of highendurance Enhanced Flash program memory. On top of these features, the PIC18F2220/2320/4220/4320 family introduces design enhancements that make these microcontrollers a logical choice for many high-performance, power sensitive applications.

1.1 New Core Features

1.1.1 nanoWatt TECHNOLOGY

All of the devices in the PIC18F2220/2320/4220/4320 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- Alternate Run Modes: By clocking the controller from the Timer1 source or the internal oscillator block, power consumption during code execution can be reduced by as much as 90%.
- Multiple Idle Modes: The controller can also run with its CPU core disabled, but the peripherals are still active. In these states, power consumption can be reduced even further, to as little as 4%, of normal operation requirements.
- On-the-Fly Mode Switching: The power-managed modes are invoked by user code during operation, allowing the user to incorporate power-saving ideas into their application's software design.
- Lower Consumption in Key Modules: The power requirements for both Timer1 and the Watchdog Timer have been reduced by up to 80%, with typical values of 1.8 and 2.2 μ A, respectively.

1.1.2 MULTIPLE OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18F2220/2320/4220/4320 family offer nine different oscillator options, allowing users a wide range of choices in developing application hardware. These include:

- Four Crystal modes using crystals or ceramic resonators.
- Two External Clock modes offering the option of using two pins (oscillator input and a divide-by-4 clock output) or one pin (oscillator input with the second pin reassigned as general I/O).
- Two External RC Oscillator modes with the same pin options as the External Clock modes.
- An internal oscillator block, which provides a 31 kHz INTRC clock and an 8 MHz clock with 6 program selectable divider ratios (4 MHz to 125 kHz) for a total of 8 clock frequencies.

Besides its availability as a clock source, the internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

- Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the internal oscillator. If a clock failure occurs, the controller is switched to the internal oscillator block, allowing for continued low-speed operation or a safe application shutdown.
- **Two-Speed Start-up:** This option allows the internal oscillator to serve as the clock source from Power-on Reset, or wake-up from Sleep mode, until the primary clock source is available. This allows for code execution during what would otherwise be the clock start-up interval and can even allow an application to perform routine back-ground activities and return to Sleep without returning to full power operation.

1.2 Other Special Features

- **Memory Endurance:** The Enhanced Flash cells for both program memory and data EEPROM are rated to last for many thousands of erase/write cycles – up to 100,000 for program memory and 1,000,000 for EEPROM. Data retention without refresh is conservatively estimated to be greater than 40 years.
- Self-Programmability: These devices can write to their own program memory spaces under internal software control. By using a bootloader routine located in the protected Boot Block at the top of program memory, it becomes possible to create an application that can update itself in the field.
- Enhanced CCP Module: In PWM mode, this module provides 1, 2 or 4 modulated outputs for controlling half-bridge and full-bridge drivers. Other features include Auto-Shutdown for disabling PWM outputs on interrupt or other select conditions and Auto-Restart to reactivate outputs once the condition has cleared.
- Addressable USART: This serial communication module is capable of standard RS-232 operation using the internal oscillator block, removing the need for an external crystal (and its accompanying power requirement) in applications that talk to the outside world.
- 10-Bit A/D Converter: This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reduce code overhead.
- Extended Watchdog Timer (WDT): This enhanced version incorporates a 16-bit prescaler, allowing a time-out range from 4 ms to over 2 minutes, that is stable across operating voltage and temperature.

EXAMPLE 6-3: WRITING TO FLASH PROGRAM MEMORY (CONTINUED)

| PROGRAM_MEMORY | | | | |
|----------------|--------|--------------|---|---------------------------|
| | BCF | INTCON, GIE | ; | disable interrupts |
| | MOVLW | 55h | ; | required sequence |
| | MOVWF | EECON2 | ; | write 55H |
| | MOVLW | AAh | | |
| | MOVWF | EECON2 | ; | write AAH |
| | BSF | EECON1,WR | ; | start program (CPU stall) |
| | NOP | | | |
| | BSF | INTCON, GIE | ; | re-enable interrupts |
| | DECFSZ | COUNTER_HI | ; | loop until done |
| | GOTO | PROGRAM_LOOP | | |
| | BCF | EECON1,WREN | ; | disable write to memory |
| | | | | |

6.5.2 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

6.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed if needed. The WRERR bit is set when a write operation is interrupted by a MCLR Reset, or a WDT Time-out Reset, during normal operation. In these situations, users can check the WRERR bit and rewrite the location.

6.6 Flash Program Operation During Code Protection

See Section 23.0 "Special Features of the CPU" (Section 23.5 "Program Verification and Code Protection") for details on code protection of Flash program memory.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other Resets |
|---------|--|--------------|--------------|--------------------|------------------------|---------|---------|--------|-----------------------|---------------------------------|
| TBLPTRU | — | | bit 21 | Program (TBLPTR | Memory Tal <20:16>) | 00 0000 | 00 0000 | | | |
| TBPLTRH | Program Me | emory Table | Pointer Hiç | gh Byte (T | BLPTR<15: | :8>) | | | 0000 0000 | 0000 0000 |
| TBLPTRL | Program Memory Table Pointer High Byte (TBLPTR<7:0>) | | | | | | | | | 0000 0000 |
| TABLAT | Program Me | emory Table | Latch | | | | | | 0000 0000 | 0000 0000 |
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INTE | RBIE | TMR0IF | INTF | RBIF | 0000 000x | 0000 000u |
| EECON2 | EEPROM C | ontrol Regis | ter 2 (not a | physical | register) | | | | — | — |
| EECON1 | EEPGD | CFGS | | FREE | WRERR | WREN | WR | RD | xx-0 x000 | uu-0 u000 |
| IPR2 | OSCFIP | CMIP | | EEIP | BCLIP | LVDIP | TMR3IP | CCP2IP | 11-1 1111 | 1 1111 |
| PIR2 | OSCFIF | CMIF | _ | EEIF | BCLIF | LVDIF | TMR3IF | CCP2IF | 00-0 0000 | 0 0000 |
| PIE2 | OSCFIE | CMIE | _ | EEIE | BCLIE | LVDIE | TMR3IE | CCP2IE | 00-0 0000 | 0 0000 |

TABLE 6-2: REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

Legend: x = unknown, u = unchanged, r = reserved, - = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

9.5 RCON Register

The RCON register contains bits used to determine the cause of the last Reset or wake-up from powermanaged mode. RCON also contains the bit that enables interrupt priorities (IPEN).

REGISTER 9-10: RCON: RESET CONTROL REGISTER

| R/W-0 | U-0 | U-0 | R/W-1 | R-1 | R-1 | R/W-0 | R/W-0 |
|-------|-----|-----|-------|-----|-----|-------|-------|
| IPEN | _ | — | RI | TO | PD | POR | BOR |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | | | | | | | |
|---------------------------------------|-----------------|--|------------------------------------|--------------------|--|--|--|--|--|
| R = Readable bit -n = Value at POR | | W = Writable bit | U = Unimplemented bit, read as '0' | | | | | | |
| | | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | | | | |
| | | | | | | | | | |
| bit 7 | IPEN: In | IPEN: Interrupt Priority Enable bit | | | | | | | |
| | 1 = Enal | 1 = Enable priority levels on interrupts | | | | | | | |
| | 0 = Disa | 0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode) | | | | | | | |
| bit 6-5 | Unimple | emented: Read as '0' | | | | | | | |
| bit 4 | RI: RESE | T Instruction Flag bit | | | | | | | |
| | 1 = The | 1 = The RESET instruction was not executed (set by firmware only) | | | | | | | |
| | 0 = The Brov | The RESET instruction was executed causing a device Reset (must be set in software after a Brown-out Reset occurs) | | | | | | | |

| bit 3 | TO: Watchdog Time-out Flag bit |
|-------|---|
| | 1 = Set by power-up, CLRWDT instruction or SLEEP instruction |
| | 0 = A WDT time-out occurred |
| bit 2 | PD: Power-Down Detection Flag bit |
| | 1 = Set by power-up or by the CLRWDT instruction |
| | 0 = Cleared by execution of the SLEEP instruction |
| bit 1 | POR: Power-on Reset Status bit |
| | 1 = A Power-on Reset has not occurred (set by firmware only) |
| | 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs) |
| bit 0 | BOR: Brown-out Reset Status bit |
| | 1 = A Brown-out Reset has not occurred (set by firmware only) |
| | 0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs) |

10.3 PORTC, TRISC and LATC Registers

PORTC is an 8-bit wide, bidirectional port. The corresponding Data Direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATC) is also memory mapped. Read-modify-write operations on the LATC register read and write the latched output value for PORTC.

PORTC is multiplexed with several peripheral functions (Table 10-5). The pins have Schmitt Trigger input buffers. RC1 is normally configured by Configuration bit, CCP2MX (CONFIG3H<0>), as the default peripheral pin of the CCP2 module (default/erased state, CCP2MX = 1).

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

Note: On a Power-on Reset, these pins are configured as digital inputs.

The contents of the TRISC register are affected by peripheral overrides. Reading TRISC always returns the current contents even though a peripheral device may be overriding one or more of the pins.

EXAMPLE 10-3: INITIALIZING PORTC

| CLRF | PORTC | ; Initialize PORTC by |
|-------|-------|-------------------------|
| | | ; clearing output |
| | | ; data latches |
| CLRF | LATC | ; Alternate method |
| | | ; to clear output |
| | | ; data latches |
| MOVLW | 0xCF | ; Value used to |
| | | ; initialize data |
| | | ; direction |
| MOVWF | TRISC | ; Set RC<3:0> as inputs |
| | | ; RC<5:4> as outputs |
| | | ; RC<7:6> as inputs |
| | | |

FIGURE 10-10: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)



10.6 Parallel Slave Port

| Note: | The Parallel Slave Port is only available on |
|-------|--|
| | PIC18F4X20 devices. |

In addition to its function as a general I/O port, PORTD can also operate as an 8-bit wide Parallel Slave Port (PSP) or microprocessor port. PSP operation is controlled by the 4 upper bits of the TRISE register (Register 10-1). Setting control bit, PSPMODE (TRISE<4>), enables PSP operation, as long as the Enhanced CCP module is not operating in dual output or quad output PWM mode. In Slave mode, the port is asynchronously readable and writable by the external world.

The PSP can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting the control bit, PSPMODE, enables the PORTE I/O pins to become control inputs for the microprocessor port. When set, port pin RE0 is the RD input, RE1 is the WR input and RE2 is the CS (Chip Select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set). The A/D port configuration bits PFCG3:PFCG0 (ADCON1<3:0>) must also be set to '1010'.

A write to the PSP occurs when both the \overline{CS} and \overline{WR} lines are first detected low and ends when either are detected high. The PSPIF and IBF flag bits are both set when the write ends.

A read from the PSP occurs when both the \overline{CS} and \overline{RD} lines are first detected low. The data in PORTD is read out and the OBF bit is set. If the user writes new data to PORTD to set OBF, the data is immediately read out; however, the OBF bit is not set.

When either the \overline{CS} or \overline{RD} lines are detected high, the PORTD pins return to the input state and the PSPIF bit is set. User applications should wait for PSPIF to be set before servicing the PSP; when this happens, the IBF and OBF bits can be polled and the appropriate action taken.

The timing for the control signals in Write and Read modes is shown in Figure 10-16 and Figure 10-17, respectively.





PIC18F2220/2320/4220/4320



FIGURE 10-17: PARALLEL SLAVE PORT READ WAVEFORMS



TABLE 10-11: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other Resets |
|--------|---|---------------|--------|---------|-------|-----------|--------------|--------|----------------------|---------------------------------|
| PORTD | Port Data Latch when written; Port pins when read | | | | | | | | | uuuu uuuu |
| LATD | LATD Data | a Latch bit | s | | | | | | XXXX XXXX | uuuu uuuu |
| TRISD | PORTD Data Direction bits | | | | | | | | 1111 1111 | 1111 1111 |
| PORTE | _ | | — | | RE3 | RE2 | RE1 | RE0 | qxxx | quuu |
| LATE | — | _ | — | _ | _ | LATE Data | a Latch bits | | xxx | uuu |
| TRISE | IBF | OBF | IBOV | PSPMODE | | PORTE Da | ata Directio | n bits | 0000 -111 | 0000 -111 |
| INTCON | GIE/ GIEH | PEIE/ GIEL | TMR0IF | INTOIE | RBIE | TMR0IF | INT0IF | RBIF | 0000 000x | 0000 000u |
| PIR1 | PSPIF | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 0000 0000 | 0000 0000 |
| PIE1 | PSPIE | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 0000 0000 | 0000 0000 |
| IPR1 | PSPIP | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | 1111 1111 | 1111 1111 |
| ADCON1 | _ | _ | VCFG1 | VCFG0 | PCFG3 | PCFG2 | PCFG1 | PCFG0 | 00 0000 | 00 0000 |

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Parallel Slave Port.

15.1 CCP1 Module

Capture/Compare/PWM Register 1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. All are readable and writable.

TABLE 15-1: CCP MODE - TIMER RESOURCE

| CCP Mode | Timer Resource |
|----------|------------------|
| Capture | Timer1 or Timer3 |
| Compare | Timer1 or Timer3 |
| PWM | Timer2 |

15.2 CCP2 Module

Capture/Compare/PWM Register 2 (CCPR2) is comprised of two 8-bit registers: CCPR2L (low byte) and CCPR2H (high byte). The CCP2CON register controls the operation of CCP2. All are readable and writable.

CCP2 functions identically to CCP1 except for the enhanced PWM modes offered by CCP2

TABLE 15-2: INTERACTION OF TWO CCP MODULES

| CCPx Mode | CCPy Mode | Interaction |
|-----------|-----------|--|
| Capture | Capture | TMR1 or TMR3 time base. Time base can be different for each CCP. |
| Capture | Compare | The compare could be configured for the Special Event Trigger which clears either TMR1 or TMR3 depending upon which time base is used. |
| Compare | Compare | The compare(s) could be configured for the Special Event Trigger which clears TMR1 or TMR3 depending upon which time base is used. |
| PWM | PWM | The PWMs will have the same frequency and update rate (TMR2 interrupt). |
| PWM | Capture | None. |
| PWM | Compare | None. |

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other Resets |
|---------|---|----------------|--------------|---------------|---------------|----------|--------|--------|----------------------|---------------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 0000 000x | 0000 000u |
| PIR1 | PSPIF ⁽¹⁾ | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 0000 0000 | 0000 0000 |
| PIE1 | PSPIE ⁽¹⁾ | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 0000 0000 | 0000 0000 |
| IPR1 | PSPIP ⁽¹⁾ | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | 1111 1111 | 1111 1111 |
| TRISC | PORTC D | ata Direction | Register | | | | | | 1111 1111 | 1111 1111 |
| TMR1L | Holding Re | egister for th | e Least Sigr | nificant Byte | of the 16-bit | TMR1 Reg | gister | | XXXX XXXX | uuuu uuuu |
| TMR1H | Holding Re | egister for th | e Most Sign | ificant Byte | of the 16-bit | TMR1 Reg | ister | | XXXX XXXX | uuuu uuuu |
| T1CON | RD16 | T1RUN | T1CKPS1 | T1CKPS0 | T10SCEN | T1SYNC | TMR1CS | TMR10N | 0000 0000 | uuuu uuuu |
| CCPR1L | Capture/C | ompare/PW | M Register ? | I (LSB) | | | | | XXXX XXXX | uuuu uuuu |
| CCPR1H | Capture/C | ompare/PW | M Register ? | 1 (MSB) | | | | | XXXX XXXX | uuuu uuuu |
| CCP1CON | — | — | DC1B1 | DC1B0 | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 | 00 0000 | 00 0000 |
| CCPR2L | Capture/C | ompare/PW | M Register 2 | 2 (LSB) | | | | | XXXX XXXX | uuuu uuuu |
| CCPR2H | Capture/C | ompare/PW | M Register 2 | 2 (MSB) | | | | | XXXX XXXX | uuuu uuuu |
| CCP2CON | — | — | DC2B1 | DC2B0 | CCP2M3 | CCP2M2 | CCP2M1 | CCP2M0 | 00 0000 | 00 0000 |
| PIR2 | OSCFIF | CMIF | _ | EEIF | BCLIF | LVDIF | TMR3IF | CCP2IF | 00-0 0000 | 00-0 0000 |
| PIE2 | OSCFIE | CMIE | _ | EEIE | BCLIE | LVDIE | TMR3IE | CCP2IE | 00-0 0000 | 00-0 0000 |
| IPR2 | OSCFIP | CMIP | _ | EEIP | BCLIP | LVDIP | TMR3IP | CCP2IP | 11-1 1111 | 11-1 1111 |
| TMR3L | Holding Register for the Least Significant Byte of the 16-bit TMR3 Register | | | | | | | | | uuuu uuuu |
| TMR3H | Holding Re | egister for th | e Most Sign | ificant Byte | of the 16-bit | TMR3 Reg | ister | | XXXX XXXX | uuuu uuuu |
| T3CON | RD16 | T3CCP2 | T3CKPS1 | T3CKPS0 | T3CCP1 | T3SYNC | TMR3CS | TMR3ON | 0000 0000 | uuuu uuuu |

TABLE 15-3: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1 AND TIMER3

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by Capture and Timer1.

Note 1: These bits are reserved on the PIC18F2X20 devices; always maintain these bits clear.

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
|---------------|---|---|-------------------------|------------------------------------|----------------------|------------------|--------|--|
| GCEN | ACKSTAT | ACKDT ⁽¹⁾ | ACKEN | RCEN | PEN | RSEN | SEN | |
| bit 7 | | | | | | | | |
| | | | | | | | | |
| Legend: | | | | | | | | |
| R = Readable | e bit | W = Writable | oit | U = Unimplemented bit, read as '0' | | | | |
| -n = value at | POR | "1" = Bit is set | | $0^{\circ} = Bit is cle$ | eared | x = Bit is unk | nown | |
| bit 7 | GCEN: Gene | ral Call Fnable | bit (Slave mo | de only) | | | | |
| | 1 = Enable in 0 = General o | terrupt when a call address dis | general call a abled | address (0000h | n) is received in | the SSPSR | | |
| bit 6 | ACKSTAT: A | cknowledge Sta | itus bit (Maste | er Transmit mo | ode only) | | | |
| | 1 = Acknowle 0 = Acknowle | edge was not re edge was receiv | ceived from s | elave e | | | | |
| bit 5 | ACKDT: Ackr | nowledge Data | bit (Master R | eceive mode c | only) ⁽¹⁾ | | | |
| | 1 = Not Ackn 0 = Acknowle | owledge edge | | | | | | |
| bit 4 | ACKEN: Acknowledge Sequence Enable bit (Master Receive mode only) 1 = Initiate Acknowledge sequence on SDA and SCL pins and transmit ACKDT data bit. Automatical cleared by hardware. Acknowledge sequence Idle | | | | | | | |
| bit 3 | RCEN: Recei | ive Enable bit (I | Master Recei | ve mode only) | | | | |
| | 1 = Enables I 0 = Receive I | Receive mode f Idle | or I ² C | | | | | |
| bit 2 | PEN: Stop Co | ondition Enable | bit (Master m | node only) | | | | |
| | 1 = Initiate St 0 = Stop cond | op condition on dition Idle | SDA and SC | CL pins. Autom | atically cleared | by hardware. | | |
| bit 1 | RSEN: Repe | ated Start Cond | lition Enabled | l bit (Master m | ode only) | | | |
| | 1 = Initiate Repeated Start condition on SDA and SCL pins. Automatically cleared by hardware. 0 = Repeated Start condition Idle | | | | | | | |
| bit 0 | SEN: Start Co | ondition Enable | d/Stretch Ena | abled bit | | | | |
| | In Master mo 1 = Initiate St 0 = Start cond | <u>de:</u> art condition on dition Idle | SDA and SC | CL pins. Autom | natically cleared | by hardware. | | |
| | In Slave mod 1 = Clock stre 0 = Clock stre | <u>e:</u> etching is enabl etching is disab | ed for both S led | lave Transmit | and Slave Rece | eive (stretch en | abled) | |

REGISTER 17-5: SSPCON2: MSSP CONTROL REGISTER 2 (I²C[™] MODE)

Note 1: Value that will be transmitted when the user initiates an Acknowledge sequence at the end of a receive.

PIC18F2220/2320/4220/4320



18.5.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep or any Idle mode and bit, SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting bit, CREN, prior to entering Sleep or any Idle mode, then a word may be received while in this power-managed mode. Once the word is received, the RSR register will transfer the data to the RCREG register and if enable bit, RCIE, is set, the interrupt generated will wake the chip from the power-managed mode. If the global interrupt is enabled, the program will branch to the interrupt vector. To set up a Synchronous Slave Reception:

- 1. Enable the synchronous master serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC.
- 2. If interrupts are desired, set enable bit, RCIE.
- 3. If 9-bit reception is desired, set bit, RX9.
- 4. To enable reception, set enable bit, CREN.
- 5. Flag bit, RCIF, will be set when reception is complete. An interrupt will be generated if enable bit, RCIE, was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing bit, CREN.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOI | Value on all other Resets |
|--------|-----------------------------------|---------------|--------|--------|-------|--------|--------|--------|----------------------|---------------------------------|
| INTCON | GIE/ GIEH | PEIE/ GIEL | TMR0IE | INTOIE | RBIE | TMR0IF | INTOIF | RBIF | 0000 000 | x 0000 000u |
| PIR1 | PSPIF ⁽¹⁾ | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 0000 000 | 0000 0000 |
| PIE1 | PSPIE ⁽¹⁾ | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 0000 000 | 0000 0000 |
| IPR1 | PSPIP ⁽¹⁾ | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | 1111 111 | 1 1111 1111 |
| RCSTA | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 0000 000 | x 0000 000x |
| RCREG | USART Receive Register | | | | | | | | 0000 000 | 0 0000 0000 |
| TXSTA | CSRC | TX9 | TXEN | SYNC | _ | BRGH | TRMT | TX9D | 0000 -01 | 0 0000 -010 |
| SPBRG | Baud Rate Generator Register 0000 | | | | | | | | | 0 0000 0000 |

TABLE 18-11: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X20 devices; always maintain these bits clear.

| R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
|---------------|--|------------------|-------|------------------|------------------|--------------------|-------|--|
| ADFM | — | ACQT2 | ACQT1 | ACQT0 | ADCS2 | ADCS1 | ADCS0 | |
| bit 7 | | | | · | | | bit 0 | |
| | | | | | | | | |
| Legend: | | | | | | | | |
| R = Readable | e bit | W = Writable | bit | U = Unimpler | mented bit, read | d as '0' | | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unknown | | |
| bit 7 | ADFM: A/D Result Format Select bit 1 = Right justified 0 = Left justified | | | | | | | |
| bit 6 | Unimplemen | ted: Read as ' | 0' | | | | | |
| bit 5-3 | ACQT2:ACQT0: A/D Acquisition Time Select bits 111 = 20 TAD 110 = 16 TAD 101 = 12 TAD 100 = 8 TAD 011 = 6 TAD 010 = 4 TAD 001 = 2 TAD 000 = 0 Tap(1) | | | | | | | |
| bit 2-0 | ADCS2:ADCS0: A/D Conversion Clock Select bits 111 = FRC (clock derived from A/D RC oscillator) ⁽¹⁾ 110 = Fosc/64 101 = Fosc/16 100 = Fosc/4 011 = FRC (clock derived from A/D RC oscillator) ⁽¹⁾ 010 = Fosc/32 001 = Fosc/8 000 = Fosc/2 | | | | | | | |

REGISTER 19-3: ADCON2: A/D CONTROL REGISTER 2

Note 1: If the A/D FRC clock source is selected, a delay of one TCY (instruction cycle) is added before the A/D clock starts. This allows the SLEEP instruction to be executed before starting a conversion.

20.0 COMPARATOR MODULE

The comparator module contains two analog comparators. The inputs and outputs for the comparators are multiplexed with the RA0 through RA5 pins. The onchip voltage reference (Section 21.0 "Comparator Voltage Reference Module") can also be an input to the comparators.

The CMCON register, shown as Register 20-1, controls the comparator module's input and output multiplexers. A block diagram of the various comparator configurations is shown in Figure 20-1.

20.1 Comparator Configuration

There are eight modes of operation for the comparators. The CM bits (CMCON<2:0>) are used to select these modes. Figure 20-1 shows the eight possible modes. The TRISA register controls the data direction of the comparator pins for each mode. If the Comparator mode is changed, the comparator output level may not be valid for the specified mode change delay shown in the Electrical Specifications (see **Section 26.0 "Electrical Characteristics"**).

Note: Comparator interrupts should be disabled during a Comparator mode change. Otherwise, a false interrupt may occur.

REGISTER 20-1: CMCON: COMPARATOR CONTROL REGISTER

| R-0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-1 | R/W-1 | R/W-1 |
|---------------|--|-----------------------|-----------------|------------------|------------------|-----------------|-------|
| C2OUT | C1OUT | C2INV | C1INV | CIS | CM2 | CM1 | CM0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | e bit | W = Writable | bit | U = Unimpler | mented bit, read | d as '0' | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is cle | eared | x = Bit is unkr | Iown |
| | | | | | | | |
| bit 7 | C2OUT: Com | parator 2 Outp | ut bit | | | | |
| | When C2INV | <u>/ = 0:</u> | | | | | |
| | 1 = C2 VIN+2 | > C2 VIN- | | | | | |
| | When C2INIV | < C2 VIN- | | | | | |
| | $1 = C2 VIN+ \cdot$ | <u>~</u> < C2 VIN- | | | | | |
| | 0 = C2 VIN+ : | > C2 VIN- | | | | | |
| bit 6 | C1OUT: Com | nparator 1 Outp | ut bit | | | | |
| | When C1INV | <u>/ = 0:</u> | | | | | |
| | 1 = C1 VIN+ 3 | > C1 VIN- | | | | | |
| | $0 = C1 VIN + \cdot$ | < C1 VIN- | | | | | |
| | $\frac{\text{vvnen C1INv}}{1 = C1 V\text{int}}$ | c = 1 | | | | | |
| | 0 = C1 VIN+3 | < C1 VIN- | | | | | |
| bit 5 | C2INV: Com | parator 2 Outpu | It Inversion bi | t | | | |
| | 1 = C2 outpu | it inverted | | | | | |
| | 0 = C2 outpu | it not inverted | | | | | |
| bit 4 | C1INV: Com | parator 1 Outpu | It Inversion bi | t | | | |
| | 1 = C1 outpu | it inverted | | | | | |
| | 0 = C1 outpu | it not inverted | | | | | |
| bit 3 | CIS: Compar | ator Input Swite | ch bit | | | | |
| | When CM2:C | <u>CM0 = 110:</u> | | | | | |
| | 1 = C1 VIN - C2 VIN | connects to RA | 3/AN3 2/AN2 | | | | |
| | 0 = C1 VIN-0 | connects to RA | 2/AN2 0/AN0 | | | | |
| | C2 VIN- | connects to RA | 1/AN1 | | | | |
| bit 2-0 | CM2:CM0: C | omparator Mod | le bits | | | | |
| | Figure 20-1 s | shows the Com | parator mode | s and the CM2 | :CM0 bit setting | JS. | |
| | 0 | | | | | | |

PIC18F2220/2320/4220/4320

| DECFSZ | Decremer | Decrement f, Skip if 0 | | | | | | |
|--|---|-----------------------------------|---------------------------|--|--|--|--|--|
| Syntax: | [label] [| [<i>label</i>] DECFSZ f[,d[,a]] | | | | | | |
| Operands: | $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ | 5 | | | | | | |
| Operation: | $(f) - 1 \rightarrow c$ skip if resu | lest, µ lt = 0 | | | | | | |
| Status Affected: | None | | | | | | | |
| Encoding: | 0010 | 11da fff | f fff | | | | | |
| Description: The contents of register 'f' are decremented. If 'd' is '0', the res is placed in W. If 'd' is '1', the res is placed back in register 'f' (default). If the result is '0', the next instru- tion which is already fetched is of carded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then th bank will be selected as per the BSR value. (default) | | | | | | | | |
| Words: | 1 | | | | | | | |
| Cycles: Q Cycle Activity | 1(2) Note: 3 c by a | ycles if skip a a 2-word inst | and followed truction. | | | | | |
| Q1 | Q2 | Q3 | Q4 | | | | | |
| Decode | register 'f' | Data | destination | | | | | |
| If skip: | | | _ | | | | | |
| Q1 | Q2 | Q3 | Q4 | | | | | |
| operation | operation | operation | operation | | | | | |
| If skip and follow | ed by 2-word | d instruction: | | | | | | |
| Q1 | Q2 | Q3 | Q4 | | | | | |
| No | No | No | No | | | | | |
| No | No | No | No | | | | | |
| operation | operation | operation | operation | | | | | |
| Example: | HERE CONTINUE | DECFSZ GOTO | CNT LOOP | | | | | |
| Before Instru PC | uction = Address | (HERE) | | | | | | |
| After Instruc CNT If CNT PC If CNT PC | = CNT – 1 = 0; = Address ≠ 0; = Address | 5 (CONTINUE) 5 (HERE + 2) | | | | | | |

| DCF | SNZ | Decremer | Decrement f, Skip if not 0 | | | | | | | |
|----------|-----------------|--|---|---------------------------|--|--|--|--|--|--|
| Synt | ax: | [label] [| [<i>label</i>] DCFSNZ f[,d[,a]] | | | | | | | |
| Ope | rands: | 0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1] | $\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$ | | | | | | | |
| Ope | ration: | $(f) - 1 \rightarrow c$ skip if resu | (f) – 1 \rightarrow dest, skip if result $\neq 0$ | | | | | | | |
| Statu | us Affected: | None | None | | | | | | | |
| Enco | oding: | 0100 | 11da fff | f ffff | | | | | | |
| Des | cription: | The conter decrement is placed in is placed b (default). If the result instruction is discarded instead, m instruction Bank will b the BSR v bank will b | The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the | | | | | | | |
| 14/05 | de . | | 1 | | | | | | | |
| | us. | 1(0) | 1(2) | | | | | | | |
| Cyci | 65. | Note: 3 c by | ycles if skip a a 2-word ins | and followed truction. | | | | | | |
| QC | Cycle Activity: | | | | | | | | | |
| | Q1 | Q2 | Q3 | Q4 | | | | | | |
| | Decode | Read register 'f' | Process Data | destination | | | | | | |
| lf sl | kip: | Ŭ | | I | | | | | | |
| | Q1 | Q2 | Q3 | Q4 | | | | | | |
| | No | No | No | No | | | | | | |
| الح ما | operation | operation | operation | operation | | | | | | |
| IT SP | | | | 04 | | | | | | |
| | No | Q2 No | No No | No No | | | | | | |
| | operation | operation | operation | operation | | | | | | |
| | No | No | No | No | | | | | | |
| | operation | operation | operation | operation | | | | | | |
| Example: | | HERE I ZERO : NZERO : | DCFSNZ TEM : : | ΙP | | | | | | |
| | Before Instru | iction | | | | | | | | |
| | TEMP | = | ? | | | | | | | |
| | TEMP | .ion = | TEMP – 1 | | | | | | | |
| | If TEMP | = | 0; Addrose | | | | | | | |
| | If TEMP PC | _ ≠ = | O; Address | JZERO) | | | | | | |

26.1 DC Characteristics: Supply Voltage PIC18F2220/2320/4220/4320 (Industrial) PIC18LF2220/2320/4220/4320 (Industrial)

| PIC18LF2220/2320/4220/4320 (Industrial) | | | | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | |
|---|--------|---|-------------------------|--|---------|----------|---|--|
| PIC18F2220/2320/4220/4320 (Industrial, Extended) | | | Standa Operat | ing temp | erature | Conditio | -40°C \leq TA \leq +85°C for industrial -40°C \leq TA \leq +125°C for extended | |
| Param No. | Symbol | Characteristic | Min | Min Typ Max Units Conditions | | | | |
| | Vdd | Supply Voltage | | | | | | |
| D001 | | PIC18LF2X20/4X20 | 2.0 | _ | 5.5 | V | HS, XT, RC and LP Osc mode | |
| | | PIC18F2X20/4X20 | 4.2 | _ | 5.5 | V | | |
| D002 | Vdr | RAM Data Retention Voltage ⁽¹⁾ | 1.5 | — | | V | | |
| D003 | VPOR | VDD Start Voltage to ensure internal Power-on Reset signal | — | — | 0.7 | V | See section on Power-on Reset for details | |
| D004 | SVDD | VDD Rise Rate to ensure internal Power-on Reset signal | 0.05 | _ | _ | V/ms | See section on Power-on Reset for details | |
| | VBOR | Brown-out Reset Voltage | — Date | codes | from 0 | 351xxx | to 0417xxx, inclusive | |
| | | PIC18LF2X20/4X20 | Indust | rial Low | Voltage | e (-40°C | to +125°C) | |
| D005A | | BORV1:BORV0 = 11 | N/A | N/A | N/A | V | Reserved | |
| | | BORV1:BORV0 = 10 | 2.45 | 2.72 | 2.99 | V | | |
| | | BORV1:BORV0 = 01 | 3.80 | 4.22 | 4.64 | V | | |
| | | BORV1:BORV0 = 00 | 4.09 | 4.54 | 4.99 | V | | |
| D005B | | PIC18F2X20/4X20 | Indust | rial (-40° | C to +8 | 85°C) | | |
| | | BORV1:BORV0 = 1x | N/A | N/A | N/A | V | Reserved | |
| | | BORV1:BORV0 = 01 | 3.80 | 4.22 | 4.64 | V | (Note 2) | |
| | | BORV1:BORV0 = 00 | 4.09 | 4.54 | 4.99 | V | (Note 2) | |
| D005C | | PIC18F2X20/4X20 | Extend | ded (-40° | °C to + | 125°C) | | |
| | | BORV1:BORV0 = 1x | N/A | N/A | N/A | V | Reserved | |
| | | BORV1:BORV0 = 01 | 3.80 | 4.22 | 4.64 | V | (Note 2) | |
| | | BORV1:BORV0 = 00 | 4.09 | 4.54 | 4.99 | V | (Note 2) | |

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

2: When BOR is on and BORV<1:0> = 0x, the device will operate correctly at 40 MHz for any VDD at which the BOR allows execution.

26.2 DC Characteristics: Power-Down and Supply Current PIC18F2220/2320/4220/4320 (Industrial) PIC18LF2220/2320/4220/4320 (Industrial) (Continued)

| PIC18LF (Indu | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | | | | | | |
|---|--|-----|-----|-------|------------|--------------|--|--|--|--|
| PIC18F2220/2320/4220/4320 (Industrial, Extended) | | | | | | | | | | |
| Param No. | Device | Тур | Max | Units | Conditions | | | | | |
| | Supply Current (IDD) ^(2,3) | | | | | | | | | |
| | PIC18LF2X20/4X20 | 100 | 220 | μA | -40°C | | | | | |
| | | 110 | 220 | μA | +25°C | VDD = 2.0V | | | | |
| | | 120 | 220 | μA | +85°C | | | | | |
| | PIC18LF2X20/4X20 | 180 | 330 | μA | -40°C | | Fosc = 1 MHz (RC_RUN mode, internal oscillator source) | | | |
| | | 180 | 330 | μA | +25°C | VDD = 3.0V | | | | |
| | | 170 | 330 | μA | +85°C | | | | | |
| | All devices | 340 | 550 | μA | -40°C | | | | | |
| | | 330 | 550 | μA | +25°C | | | | | |
| | | 310 | 550 | μA | +85°C | VDD - 5.0V | | | | |
| | Extended devices | 410 | 650 | μA | +125°C | | | | | |
| | PIC18LF2X20/4X20 | 350 | 600 | μA | -40°C | | | | | |
| | | 360 | 600 | μA | +25°C | VDD = 2.0V | | | | |
| | | 370 | 600 | μA | +85°C | | | | | |
| | PIC18LF2X20/4X20 | 580 | 900 | μA | -40°C | | | | | |
| All devices | | 580 | 900 | μA | +25°C | VDD = 3.0V | FOSC = 4 MHz | | | |
| | | 560 | 900 | μA | +85°C | | internal oscillator source) | | | |
| | | 1.1 | 1.8 | mA | -40°C | | , | | | |
| | | 1.1 | 1.8 | mA | +25°C | 1/00 = 5.01/ | | | | |
| | | 1.0 | 1.8 | mA | +85°C | VDD - 5.0V | | | | |
| | Extended devices | | 1.8 | mA | +125°C | | | | | |

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
- 4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | MILLIMETERS | | | |
|----------------------------|-------------|------|------|------|
| Dimensior | MIN | NOM | MAX | |
| Contact Pitch | 0.65 BSC | | | |
| Optional Center Pad Width | W2 | | | 6.80 |
| Optional Center Pad Length | T2 | | | 6.80 |
| Contact Pad Spacing | C1 | | 8.00 | |
| Contact Pad Spacing | C2 | | 8.00 | |
| Contact Pad Width (X44) | X1 | | | 0.35 |
| Contact Pad Length (X44) | Y1 | | | 0.80 |
| Distance Between Pads | G | 0.25 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103A

APPENDIX A: REVISION HISTORY

Revision A (June 2002)

Original data sheet for PIC18F2X20/4X20 devices.

Revision B (October 2002)

This revision includes major changes to Section 2.0 "Oscillator Configurations" and Section 3.0 "Power-Managed Modes", updates to the Electrical Specifications in Section 26.0 "Electrical Characteristics" and minor corrections to the data sheet text.

Revision C (October 2003)

This revision includes updates to the Electrical Specifications in Section 26.0 "Electrical Characteristics" and to the DC Characteristics Graphs and Charts in Section 27.0 "DC and AC Characteristics Graphs and Tables" and minor corrections to the data sheet text.

Revision D (October 2006)

This revision includes updates to the packaging diagrams.

Revision E (January 2007)

This revision includes updates to the packaging diagrams.

Revision F (February 2007)

This revision includes updates to the packaging diagrams.

Revision G (December 2007)

- Modified OSCTUNE register data and added OSCTUN2 register data to **Section 2.6 "Internal Oscillator Block"** and Table 4-3 and Table 5-1.
- Changed Brown-out Voltage values in Section 26.1 "DC Characteristics: Supply Voltage PIC18F2220/2320/4220/4320 (Industrial) PIC18LF2220/2320/4220/4320 (Industrial)".
- Updated low-voltage detect values in Table 26-4.
- Removed RE3 pin references for PIC18F2220/2320 devices in Section 1.0 "Device Overview", Section 5.0 "Memory Organization", Section 10.0 "I/O Ports", Section 19.0 "10-bit Analog-to-Digital Converter (A/D) Module" and Section 23.0 "Special Features of the CPU".
- Made minor changes to Section 17.3.3 "Enabling SPI I/O"; Table 1-2, Table 1-3, Table 3-3, Table 12-1 and Table 26-2; Figure 12-3 and Figure 16-1; Example 10-1 and Example 10-2; and Table 21-1 and Table 23-1.

APPENDIX C: CONVERSION CONSIDERATIONS

This appendix discusses the considerations for converting from previous versions of a device to the ones listed in this data sheet. Typically, these changes are due to the differences in the process technology used. An example of this type of conversion is from a PIC16C74A to a PIC16C74B.

Not Applicable

APPENDIX D: MIGRATION FROM BASELINE TO ENHANCED DEVICES

This section discusses how to migrate from a Baseline device (i.e., PIC16C5X) to an Enhanced MCU device (i.e., PIC18FXXX).

The following are the list of modifications over the PIC16C5X microcontroller family:

Not Currently Available

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

| To: | Technical Publications Manager | Total Pages Sent |
|-------|--|--|
| RE: | Reader Response | |
| From | : Name | |
| | Company | |
| | Address | |
| | City / State / ZIP / Country | |
| | Telephone: () | FAX: () |
| Appli | cation (optional): | |
| Woul | d you like a reply?YN | |
| Devi | ce: PIC18F2220/2320/4220/4320 | Literature Number: DS39599G |
| Ques | stions: | |
| 1. V | Vhat are the best features of this do | cument? |
| _ | | |
| _ | | |
| 2. ⊦ | low does this document meet your l | hardware and software development needs? |
| - | | |
| - | | |
| 3. E | To you find the organization of this d | locument easy to follow? If not, why? |
| - | | |
| 4 V | Vhat additions to the document do v | you think would enhance the structure and subject? |
| | | |
| _ | | |
| 5. V | Vhat deletions from the document c | ould be made without affecting the overall usefulness? |
| _ | | |
| _ | | |
| 6. Is | s there any incorrect or misleading i | nformation (what and where)? |
| _ | | |
| | | |
| 7. F | low would you improve this docume | ent? |
| - | | |
| | | |