

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	8KB (4K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf2320t-i-so

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@mail.microchip.com or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

<http://www.microchip.com>

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; <http://www.microchip.com>
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277


When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

PIC18F2220/2320/4220/4320

FIGURE 1-2: PIC18F4220/4320 BLOCK DIAGRAM



5.9.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 5-1 and Table 5-2.

The SFRs can be classified into two sets: those associated with the “core” function and those related to the peripheral functions. Those registers related to the

“core” are described in this section, while those related to the operation of the peripheral features are described in the section of that peripheral feature.

The SFRs are typically distributed among the peripherals whose functions they control.

The unused SFR locations will be unimplemented and read as ‘0’s.

TABLE 5-1: SPECIAL FUNCTION REGISTER MAP FOR PIC18F2X20/4X20 DEVICES

Address	Name	Address	Name	Address	Name	Address	Name
FFFh	TOSU	FDFh	INDF2 ⁽²⁾	FBFh	CCPR1H	F9Fh	IPR1
FFEh	TOSH	FDEh	POSTINC2 ⁽²⁾	FBEh	CCPR1L	F9Eh	PIR1
FFDh	TOSL	FDDh	POSTDEC2 ⁽²⁾	FBDh	CCP1CON	F9Dh	PIE1
FFCh	STKPTR	FDCh	PREINC2 ⁽²⁾	FBCh	CCPR2H	F9Ch	—
FFBh	PCLATU	FDBh	PLUSW2 ⁽²⁾	FBBh	CCPR2L	F9Bh	OSCTUNE
FFAh	PCLATH	FDAh	FSR2H	FBAh	CCP2CON	F9Ah	OSCTUN2
FF9h	PCL	FD9h	FSR2L	FB9h	—	F99h	—
FF8h	TBLPTRU	FD8h	STATUS	FB8h	—	F98h	—
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	PWM1CON ⁽¹⁾	F97h	—
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	ECCPAS ⁽¹⁾	F96h	TRISE ⁽¹⁾
FF5h	TABLAT	FD5h	T0CON	FB5h	CVRCON	F95h	TRISD ⁽¹⁾
FF4h	PRODH	FD4h	—	FB4h	CMCON	F94h	TRISC
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB
FF2h	INTCON	FD2h	LVDCON	FB2h	TMR3L	F92h	TRISA
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	—
FF0h	INTCON3	FD0h	RCON	FB0h	—	F90h	—
FEFh	INDF0 ⁽²⁾	FCFh	TMR1H	FAFh	SPBRG	F8Fh	—
FEEh	POSTINC0 ⁽²⁾	FCEh	TMR1L	FAEh	RCREG	F8Eh	—
FEDh	POSTDEC0 ⁽²⁾	FCDh	T1CON	FADh	TXREG	F8Dh	LATE ⁽¹⁾
FECh	PREINC0 ⁽²⁾	FCCh	TMR2	FACh	TXSTA	F8Ch	LATD ⁽¹⁾
FEBh	PLUSW0 ⁽²⁾	FCBh	PR2	FABh	RCSTA	F8Bh	LATC
FEAh	FSR0H	FCAh	T2CON	FAAh	—	F8Ah	LATB
FE9h	FSROL	FC9h	SSPBUF	FA9h	EEADR	F89h	LATA
FE8h	WREG	FC8h	SSPADD	FA8h	EEDATA	F88h	—
FE7h	INDF1 ⁽²⁾	FC7h	SSPSTAT	FA7h	EECON2	F87h	—
FE6h	POSTINC1 ⁽²⁾	FC6h	SSPCON1	FA6h	EECON1	F86h	—
FE5h	POSTDEC1 ⁽²⁾	FC5h	SSPCON2	FA5h	—	F85h	—
FE4h	PREINC1 ⁽²⁾	FC4h	ADRESH	FA4h	—	F84h	PORTE ⁽¹⁾
FE3h	PLUSW1 ⁽²⁾	FC3h	ADRESL	FA3h	—	F83h	PORTD ⁽¹⁾
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB
FE0h	BSR	FC0h	ADCON2	FA0h	PIE2	F80h	PORTA

Legend: — = Unimplemented registers, read as ‘0’.

Note 1: This register is not available on PIC18F2X20 devices.

2: This is not a physical register.

PIC18F2220/2320/4220/4320

9.5 RCON Register

The RCON register contains bits used to determine the cause of the last Reset or wake-up from power-managed mode. RCON also contains the bit that enables interrupt priorities (IPEN).

REGISTER 9-10: RCON: RESET CONTROL REGISTER

R/W-0	U-0	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0
IPEN	—	—	RI	TO	PD	POR	BOR
bit 7	bit 0						

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 7 **IPEN:** Interrupt Priority Enable bit
1 = Enable priority levels on interrupts
0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode)
- bit 6-5 **Unimplemented:** Read as '0'
- bit 4 **RI:** RESET Instruction Flag bit
1 = The RESET instruction was not executed (set by firmware only)
0 = The RESET instruction was executed causing a device Reset (must be set in software after a Brown-out Reset occurs)
- bit 3 **TO:** Watchdog Time-out Flag bit
1 = Set by power-up, CLRWDT instruction or SLEEP instruction
0 = A WDT time-out occurred
- bit 2 **PD:** Power-Down Detection Flag bit
1 = Set by power-up or by the CLRWDT instruction
0 = Cleared by execution of the SLEEP instruction
- bit 1 **POR:** Power-on Reset Status bit
1 = A Power-on Reset has not occurred (set by firmware only)
0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)
- bit 0 **BOR:** Brown-out Reset Status bit
1 = A Brown-out Reset has not occurred (set by firmware only)
0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

PIC18F2220/2320/4220/4320

15.1 CCP1 Module

Capture/Compare/PWM Register 1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. All are readable and writable.

TABLE 15-1: CCP MODE - TIMER RESOURCE

CCP Mode	Timer Resource
Capture Compare PWM	Timer1 or Timer3 Timer1 or Timer3 Timer2

15.2 CCP2 Module

Capture/Compare/PWM Register 2 (CCPR2) is comprised of two 8-bit registers: CCPR2L (low byte) and CCPR2H (high byte). The CCP2CON register controls the operation of CCP2. All are readable and writable.

CCP2 functions identically to CCP1 except for the enhanced PWM modes offered by CCP2

TABLE 15-2: INTERACTION OF TWO CCP MODULES

CCPx Mode	CCPy Mode	Interaction
Capture	Capture	TMR1 or TMR3 time base. Time base can be different for each CCP.
Capture	Compare	The compare could be configured for the Special Event Trigger which clears either TMR1 or TMR3 depending upon which time base is used.
Compare	Compare	The compare(s) could be configured for the Special Event Trigger which clears TMR1 or TMR3 depending upon which time base is used.
PWM	PWM	The PWMs will have the same frequency and update rate (TMR2 interrupt).
PWM	Capture	None.
PWM	Compare	None.

19.3 Selecting and Configuring Automatic Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set.

When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This occurs when the ACQT2:ACQT0 bits (ADCON2<5:3>) remain in their Reset state ('000') and is compatible with devices that do not offer programmable acquisition times.

If desired, the ACQT bits can be set to select a programmable acquisition time for the A/D module. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

19.4 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 11 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable. There are seven possible options for TAD:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- Internal RC Oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible, but greater than the minimum TAD (approximately 2 μ s, see parameter #130 for more information).

Table 19-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

TABLE 19-1: TAD vs. DEVICE OPERATING FREQUENCIES

AD Clock Source (TAD)		Maximum Device Frequency	
Operation	ADCS2:ADCS0	PIC18FXX20	PIC18LFX20 ⁽⁴⁾
2 Tosc	000	1.25 MHz	666 kHz
4 Tosc	100	2.50 MHz	1.33 MHz
8 Tosc	001	5.00 MHz	2.66 MHz
16 Tosc	101	10.0 MHz	5.33 MHz
32 Tosc	010	20.0 MHz	10.65 MHz
64 Tosc	110	40.0 MHz	21.33 MHz
RC ⁽³⁾	x11	1.00 MHz ⁽¹⁾	1.00 MHz ⁽²⁾

Note 1: The RC source has a typical TAD time of 4 μ s.

2: The RC source has a typical TAD time of 6 μ s.

3: For device frequencies above 1 MHz, the device must be in Sleep for the entire conversion or the A/D accuracy may be out of specification.

4: Low-power devices only.

PIC18F2220/2320/4220/4320

REGISTER 23-8: CONFIG6L: CONFIGURATION REGISTER 6 LOW (BYTE ADDRESS 30000Ah)

U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1
—	—	—	—	WRT3 ⁽¹⁾	WRT2 ⁽¹⁾	WRT1	WRT0
bit 7							bit 0

Legend:

R = Readable bit

P = Programmable bit

U = Unimplemented bit, read as '0'

-n = Value when device is unprogrammed

u = Unchanged from programmed state

bit 7-4	Unimplemented: Read as '0'
bit 3	WRT3: Write Protection bit ⁽¹⁾
	1 = Block 3 (001800-001FFFFh) not write-protected
	0 = Block 3 (001800-001FFFFh) write-protected
bit 2	WRT2: Write Protection bit ⁽¹⁾
	1 = Block 2 (001000-0017FFh) not write-protected
	0 = Block 2 (001000-0017FFh) write-protected
bit 1	WRT1: Write Protection bit
	1 = Block 1 (000800-000FFFh) not write-protected
	0 = Block 1 (000800-000FFFh) write-protected
bit 0	WRT0: Write Protection bit
	1 = Block 0 (000200-0007FFh) not write-protected
	0 = Block 0 (000200-0007FFh) write-protected

Note 1: Unimplemented in PIC18FX220 devices; maintain this bit set.

REGISTER 23-9: CONFIG6H: CONFIGURATION REGISTER 6 HIGH (BYTE ADDRESS 30000Bh)

R/P-1	R/P-1	R-1	U-0	U-0	U-0	U-0	U-0
WRTD	WRTB	WRCTC ⁽¹⁾	—	—	—	—	—
bit 7							bit 0

Legend:

R = Readable bit

P = Programmable bit

U = Unimplemented bit, read as '0'

-n = Value when device is unprogrammed

u = Unchanged from programmed state

bit 7	WRTD: Data EEPROM Write Protection bit
	1 = Data EEPROM is not write-protected
	0 = Data EEPROM is write-protected
bit 6	WRTB: Boot Block Write Protection bit
	1 = Boot block (000000-0001FFh) is not write-protected
	0 = Boot block (000000-0001FFh) is write-protected
bit 5	WRCTC: Configuration Register Write Protection bit ⁽¹⁾
	1 = Configuration registers (300000-3000FFh) are not write-protected
	0 = Configuration registers (300000-3000FFh) are write-protected
bit 4-0	Unimplemented: Read as '0'

Note 1: This bit is read-only in normal execution mode; it can be written only in Program mode.

PIC18F2220/2320/4220/4320

TABLE 24-2: PIC18FXXX INSTRUCTION SET

Mnemonic, Operands	Description	Cycles	16-Bit Instruction Word				Status Affected	Notes	
			MSb	LSb					
BYTE-ORIENTED FILE REGISTER OPERATIONS									
ADDWF f, d, a	Add WREG and f	1	0010	01da	fffff	fffff	C, DC, Z, OV, N	1, 2	
ADDWFC f, d, a	Add WREG and Carry bit to f	1	0010	00da	fffff	fffff	C, DC, Z, OV, N	1, 2	
ANDWF f, d, a	AND WREG with f	1	0001	01da	fffff	fffff	Z, N	1, 2	
CLRF f, a	Clear f	1	0110	101a	fffff	fffff	Z	2	
COMF f, d, a	Complement f	1	0001	11da	fffff	fffff	Z, N	1, 2	
CPFSEQ f, a	Compare f with WREG, Skip =	1 (2 or 3)	0110	001a	fffff	fffff	None	4	
CPFSGT f, a	Compare f with WREG, Skip >	1 (2 or 3)	0110	010a	fffff	fffff	None	4	
CPFSLT f, a	Compare f with WREG, Skip <	1 (2 or 3)	0110	000a	fffff	fffff	None	1, 2	
DECf f, d, a	Decrement f	1	0000	01da	fffff	fffff	C, DC, Z, OV, N	1, 2, 3, 4	
DECFSZ f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	fffff	fffff	None	1, 2, 3, 4	
DCFSNZ f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	fffff	fffff	None	1, 2	
INCF f, d, a	Increment f	1	0010	10da	fffff	fffff	C, DC, Z, OV, N	1, 2, 3, 4	
INCFSZ f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	fffff	fffff	None	4	
INFSNZ f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	fffff	fffff	None	1, 2	
IORWF f, d, a	Inclusive OR WREG with f	1	0001	00da	fffff	fffff	Z, N	1, 2	
MOVf f, d, a	Move f	1	0101	00da	fffff	fffff	Z, N	1	
MOVFF f _s , f _d	Move f _s (source) to 1st word f _d (destination) 2nd word	2	1100	fffff	fffff	fffff	None		
MOVWF f, a	Move WREG to f	1	0110	111a	fffff	fffff	None		
MULWF f, a	Multiply WREG with f	1	0000	001a	fffff	fffff	None		
NEGF f, a	Negate f	1	0110	110a	fffff	fffff	C, DC, Z, OV, N	1, 2	
RLCF f, d, a	Rotate Left f through Carry	1	0011	01da	fffff	fffff	C, Z, N		
RLNCF f, d, a	Rotate Left f (No Carry)	1	0100	01da	fffff	fffff	Z, N	1, 2	
RRCF f, d, a	Rotate Right f through Carry	1	0011	00da	fffff	fffff	C, Z, N		
RRNCF f, d, a	Rotate Right f (No Carry)	1	0100	00da	fffff	fffff	Z, N		
SETf f, a	Set f	1	0110	100a	fffff	fffff	None		
SUBFWB f, d, a	Subtract f from WREG with Borrow	1	0101	01da	fffff	fffff	C, DC, Z, OV, N	1, 2	
SUBWF f, d, a	Subtract WREG from f	1	0101	11da	fffff	fffff	C, DC, Z, OV, N		
SUBWFB f, d, a	Subtract WREG from f with Borrow	1	0101	10da	fffff	fffff	C, DC, Z, OV, N	1, 2	
SWAPf f, d, a	Swap Nibbles in f	1	0011	10da	fffff	fffff	None	4	
TSTFSZ f, a	Test f, Skip if 0	1 (2 or 3)	0110	011a	fffff	fffff	None	1, 2	
XORWF f, d, a	Exclusive OR WREG with f	1	0001	10da	fffff	fffff	Z, N		
BIT-ORIENTED FILE REGISTER OPERATIONS									
BCF f, b, a	Bit Clear f	1	1001	bbba	fffff	fffff	None	1, 2	
BSF f, b, a	Bit Set f	1	1000	bbba	fffff	fffff	None	1, 2	
BTFS C f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	fffff	fffff	None	3, 4	
BTFS S f, b, a	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	fffff	fffff	None	3, 4	
BTG f, d, a	Bit Toggle f	1	0111	bbba	fffff	fffff	None	1, 2	

- Note 1:** When a PORT register is modified as a function of itself (e.g., MOVf PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
- 2:** If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned.
- 3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.
- 4:** Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.
- 5:** If the table write starts the write cycle to internal memory, the write will continue until terminated.

PIC18F2220/2320/4220/4320

TABLE 24-2: PIC18FXXX INSTRUCTION SET (CONTINUED)

Mnemonic, Operands	Description	Cycles	16-Bit Instruction Word				Status Affected	Notes
			MSb		Lsb			
LITERAL OPERATIONS								
ADDLW k	Add Literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW k	AND Literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW k	Inclusive OR Literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR f, k	Move Literal (12-bit) 2nd word to FSRx 1st word	2	1110	1110	00ff	kkkk	None	
			1111	0000	kkkk	kkkk		
MOVLB k	Move Literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW k	Move Literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW k	Multiply Literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW k	Return with Literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW k	Subtract WREG from Literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW k	Exclusive OR Literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA MEMORY ↔ PROGRAM MEMORY OPERATIONS								
TBLRD*	Table Read	2	0000	0000	0000	1000	None	
TBLRD*+	Table Read with Post-Increment		0000	0000	0000	1001	None	
TBLRD*-	Table Read with Post-Decrement		0000	0000	0000	1010	None	
TBLRD+*	Table Read with Pre-Increment		0000	0000	0000	1011	None	
TBLWT*	Table Write	2 (5)	0000	0000	0000	1100	None	
TBLWT*+	Table Write with Post-Increment		0000	0000	0000	1101	None	
TBLWT*-	Table Write with Post-Decrement		0000	0000	0000	1110	None	
TBLWT+*	Table Write with Pre-Increment		0000	0000	0000	1111	None	

- Note 1:** When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
- 2:** If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned.
- 3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.
- 4:** Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.
- 5:** If the table write starts the write cycle to internal memory, the write will continue until terminated.

PIC18F2220/2320/4220/4320

BCF		Bit Clear f	
Syntax:	[<i>label</i>] BCF f,b[,a]		
Operands:	0 ≤ f ≤ 255 0 ≤ b ≤ 7 a ∈ [0,1]		
Operation:	0 → f		
Status Affected:	None		
Encoding:	1001 bbba ffff ffff		
Description:	Bit 'b' in register 'f' is cleared. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).		
Words:	1		
Cycles:	1		
Q Cycle Activity:			
	Q1 Q2 Q3 Q4		
	Decode Read register 'f' Process Data Write register 'f'		

Example: BCF FLAG_REG, 7

Before Instruction
FLAG_REG = 0xC7
After Instruction
FLAG_REG = 0x47

BN		Branch if Negative	
Syntax:	[<i>label</i>] BN n		
Operands:	-128 ≤ n ≤ 127		
Operation:	if Negative bit is '1', (PC) + 2 + 2n → PC		
Status Affected:	None		
Encoding:	1110 0110 nnnn nnnn		
Description:	If the Negative bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.		
Words:	1		
Cycles:	1(2)		
Q Cycle Activity:			
If Jump:			
	Q1 Q2 Q3 Q4		
	Decode Read literal 'n' Process Data Write to PC		
	No operation No operation No operation No operation		
If No Jump:			
	Q1 Q2 Q3 Q4		
	Decode Read literal 'n' Process Data No operation		

Example: HERE BN Jump

Before Instruction
PC = address (HERE)
After Instruction
If Negative = 1;
PC = address (Jump)
If Negative = 0;
PC = address (HERE + 2)

PIC18F2220/2320/4220/4320

TSTFSZ	Test f, Skip if 0								
Syntax:	[<i>label</i>] TSTFSZ f [,a]								
Operands:	$0 \leq f \leq 255$ $a \in [0,1]$								
Operation:	skip if $f = 0$								
Status Affected:	None								
Encoding:	0110 011a ffff ffff								
Description:	If ' $f = 0$ ', the next instruction, fetched during the current instruction execution is discarded and a NOP is executed, making this a two-cycle instruction. If ' a ' is '0', the Access Bank will be selected, overriding the BSR value. If ' a ' is '1', then the bank will be selected as per the BSR value (default).								
Words:	1								
Cycles:	1(2)								
Note:	3 cycles if skip and followed by a 2-word instruction.								
Q Cycle Activity:									
	<table border="1"> <thead> <tr> <th>Q1</th> <th>Q2</th> <th>Q3</th> <th>Q4</th> </tr> </thead> <tbody> <tr> <td>Decode</td> <td>Read register 'f'</td> <td>Process Data</td> <td>No operation</td> </tr> </tbody> </table>	Q1	Q2	Q3	Q4	Decode	Read register 'f'	Process Data	No operation
Q1	Q2	Q3	Q4						
Decode	Read register 'f'	Process Data	No operation						

If skip:

Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation
No operation	No operation	No operation	No operation

If skip and followed by 2-word instruction:

Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation
No operation	No operation	No operation	No operation

Example: HERE TSTFSZ CNT
NZERO :
ZERO :

Before Instruction

PC = Address (HERE)

After Instruction

If CNT = 0x00,
PC = Address (ZERO)
If CNT ≠ 0x00,
PC = Address (NZERO)

XORLW	Exclusive OR Literal with W								
Syntax:	[<i>label</i>] XORLW k								
Operands:	$0 \leq k \leq 255$								
Operation:	(W) .XOR. k → W								
Status Affected:	N, Z								
Encoding:	0000 1010 kkkk kkkk								
Description:	The contents of W are XOR'ed with the 8-bit literal 'k'. The result is placed in W.								
Words:	1								
Cycles:	1								
Q Cycle Activity:									
	<table border="1"> <thead> <tr> <th>Q1</th> <th>Q2</th> <th>Q3</th> <th>Q4</th> </tr> </thead> <tbody> <tr> <td>Decode</td> <td>Read literal 'k'</td> <td>Process Data</td> <td>Write to W</td> </tr> </tbody> </table>	Q1	Q2	Q3	Q4	Decode	Read literal 'k'	Process Data	Write to W
Q1	Q2	Q3	Q4						
Decode	Read literal 'k'	Process Data	Write to W						

Example: XORLW 0xAF

Before Instruction

W = 0xB5

After Instruction

W = 0x1A

25.0 DEVELOPMENT SUPPORT

The PIC® microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM™ Assembler
 - MPLAB C18 and MPLAB C30 C Compilers
 - MPLINK™ Object Linker/
MPLIB™ Object Librarian
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD 2
- Device Programmers
 - PICSTART® Plus Development Programmer
 - MPLAB PM3 Device Programmer
 - PICkit™ 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

25.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows® operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Visual device initializer for easy register initialization
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (assembly or C)
 - Mixed assembly and C
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

PIC18F2220/2320/4220/4320

26.3 DC Characteristics: PIC18F2220/2320/4220/4320 (Industrial) PIC18LF2220/2320/4220/4320 (Industrial)

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated)			
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
D030 D030A D031 D032 D032A D033	VIL	Input Low Voltage I/O Ports: with TTL Buffer	Vss	0.15 VDD	V	VDD < 4.5V
			—	0.8	V	4.5V ≤ VDD ≤ 5.5V
		with Schmitt Trigger Buffer RC3 and RC4	Vss	0.2 VDD	V	
		MCLR	Vss	0.3 VDD	V	
		OSC1 and T1OSI	Vss	0.2 VDD	V	LP, XT, HS, HSPLL modes ⁽¹⁾
		OSC1	Vss	0.2 VDD	V	EC mode ⁽¹⁾
D040 D040A D041 D042 D042A D043	VIH	Input High Voltage I/O Ports: with TTL Buffer	0.25 VDD + 0.8V	VDD	V	VDD < 4.5V
			2.0	VDD	V	4.5V ≤ VDD ≤ 5.5V
		with Schmitt Trigger Buffer RC3 and RC4	0.8 VDD	VDD	V	
		MCLR	0.7 VDD	VDD	V	
		OSC1 and T1OSI	0.8 VDD	VDD	V	LP, XT, HS, HSPLL modes ⁽¹⁾
		OSC1	1.6	VDD	V	EC mode ⁽¹⁾
D060 D061 D063	IIL	Input Leakage Current^(2,3) I/O Ports	—	±0.2	µA	Vss ≤ VPIN ≤ VDD, Pin at high-impedance
		MCLR, RA4	—	±1.0	µA	Vss ≤ VPIN ≤ VDD
		OSC1	—	±1.0	µA	Vss ≤ VPIN ≤ VDD
D070	IPU IPURB	Weak Pull-up Current PORTB Weak Pull-up Current	50	400	µA	VDD = 5V, VPIN = Vss

Note 1: In RC oscillator configuration, the OSC1/CLK1 pin is a Schmitt Trigger input. It is not recommended that the PIC® device be driven with an external clock while in RC mode.

- 2:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3:** Negative current is defined as current sourced by the pin.
- 4:** Parameter is characterized but not tested.

PIC18F2220/2320/4220/4320

FIGURE 26-7: CLKO AND I/O TIMING




TABLE 26-9: CLKO AND I/O TIMING REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Typ	Max	Units	Conditions
10	Tosh2ckL	OSC1 \uparrow to CLKO \downarrow	—	75	200	ns	(1)
11	Tosh2ckH	OSC1 \uparrow to CLKO \uparrow	—	75	200	ns	(1)
12	TckR	CLKO Rise Time	—	35	100	ns	(1)
13	TckF	CLKO Fall Time	—	35	100	ns	(1)
14	TckL2ioV	CLKO \downarrow to Port Out Valid	—	—	0.5 Tcy + 20	ns	(1)
15	TioV2ckH	Port In Valid before CLKO \uparrow	0.25 Tcy + 25	—	—	ns	(1)
16	TckH2iol	Port In Hold after CLKO \uparrow	0	—	—	ns	(1)
17	Tosh2ioV	OSC1 \uparrow (Q1 cycle) to Port Out Valid	—	50	150	ns	
18	Tosh2iol	OSC1 \uparrow (Q2 cycle) to Port Input Invalid (I/O in hold time)	PIC18FXX20	100	—	—	ns
18A			PIC18LFXX20	200	—	—	ns
19	TioV2osH	Port Input Valid to OSC1 \uparrow (I/O in setup time)	0	—	—	ns	
20	TioR	Port Output Rise Time	PIC18FXX20	—	10	25	ns
20A			PIC18LFXX20	—	—	60	ns
21	TioF	Port Output Fall Time	PIC18FXX20	—	10	25	ns
21A			PIC18LFXX20	—	—	60	ns


Note 1: Measurements are taken in RC mode, where CLKO output is 4 x Tosc.

PIC18F2220/2320/4220/4320

TABLE 26-18: I²C™ BUS START/STOP BITS REQUIREMENTS (SLAVE MODE)

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
90	TSU:STA	Start Condition	100 kHz mode	4700	—	ns	Only relevant for Repeated Start condition
			400 kHz mode	600	—		
91	THD:STA	Start Condition	100 kHz mode	4000	—	ns	After this period, the first clock pulse is generated
			400 kHz mode	600	—		
92	TSU:STO	Stop Condition	100 kHz mode	4700	—	ns	
			400 kHz mode	600	—		
93	THD:STO	Stop Condition	100 kHz mode	4000	—	ns	
			400 kHz mode	600	—		

FIGURE 26-18: I²C™ BUS DATA TIMING



Note: Refer to Figure 26-5 for load conditions.

PIC18F2220/2320/4220/4320

FIGURE 27-31: Δ IPD LVD vs. V_{DD} SLEEP MODE, LVD = 2.00V-2.12V






FIGURE 27-32: Δ IPD BOR vs. V_{DD}, -40°C TO +125°C SLEEP MODE,
BOR ENABLED AT 2.00V-2.16V




PIC18F2220/2320/4220/4320

Package Marking Information (Continued)


44-Lead TQFP




Example



44-Lead QFN



Example



PIC18F2220/2320/4220/4320

INDEX

A

A/D	211
A/D Converter Interrupt, Configuring	215
Acquisition Requirements	216
ADCON0 Register	211
ADCON1 Register	211
ADCON2 Register	211
ADRESH Register	211, 214
ADRESL Register	211
Analog Port Pins, Configuring	218
Associated Registers	220
Automatic Acquisition Time	217
Configuring the Module	215
Conversion Clock (Tad)	217
Conversion Status (GO/DONE Bit)	214
Conversions	219
Converter Characteristics	345
Operation in Power-Managed Modes	218
Special Event Trigger (CCP)	136, 220
Use of the CCP2 Trigger	220
Vref+ and Vref- References	216
Absolute Maximum Ratings	305
AC (Timing) Characteristics	326
Load Conditions for Device Timing	
Specifications	327
Parameter Symbology	326
Temperature and Voltage Specifications	327
Timing Conditions	327
Access Bank	65
ACKSTAT Status Flag	185
ADCON0 Register	211
GO/DONE Bit	214
ADCON1 Register	211
ADCON2 Register	211
ADDLW	263
Addressable Universal Synchronous Asynchronous Receiver Transmitter. See USART	
ADDWF	263
ADDWFC	264
ADRESH Register	211
ADRESL Register	211, 214
Analog-to-Digital Converter. See A/D.	
ANDLW	264
ANDWF	265
Assembler	
MPASM Assembler	302

B

Bank Select Register (BSR)	65
Baud Rate Generator	181
BC	265
BCF	266
BF Status Flag	185
Block Diagrams	
A/D	214
Analog Input Model	215
Baud Rate Generator	181
Capture Mode Operation	135
Comparator I/O Operating Modes	222
Comparator Output	224
Comparator Voltage Reference	228
Compare Mode Operation	136

External Power-on Reset Circuit	
(Slow VDD Power-up)	44
Fail-Safe Clock Monitor	249
Generic I/O Port Operation	101
Interrupt Logic	88
Low-Voltage Detect (LVD)	232
Low-Voltage Detect (LVD) with External Input	232
MCLR/Vpp/RE3 Pin	112
MSSP (I ² C Master Mode)	179
MSSP (I ² C Mode)	164
MSSP (SPI Mode)	155
On-Chip Reset Circuit	43
PIC18F2220/2320	9
PIC18F4220/4320	10
PLL	20
PORTC (Peripheral Output Override)	107
PORTD and PORTE (Parallel Slave Port)	114
PWM (Enhanced)	143
PWM (Standard)	138
RA3:RA0 and RA5 Pins	102
RA4/T0CKI Pin	102
RA6 Pin	102
RA7 Pin	102
RB2:RB0 Pins	105
RB3/CCP2 Pin	105
RB4 Pin	105
RB7:RB5 Pins	104
RD4:RD0 Pins	110
RD7:RD5 Pins	109
RE2:RE0 Pins	111
Reads from Flash Program Memory	75
System Clock	26
Table Read Operation	71
Table Write Operation	72
Table Writes to Flash Program Memory	77
Timer0 in 16-Bit Mode	118
Timer0 in 8-Bit Mode	118
Timer1	122
Timer1 (16-Bit Read/Write Mode)	122
Timer2	128
Timer3	130
Timer3 (16-Bit Read/Write Mode)	130
USART Receive	204
USART Transmit	202
Watchdog Timer	246
BN	266
BNC	267
BNN	267
BNOV	268
BNZ	268
BOR. See Brown-out Reset.	
BOV	271
BRA	269
BRG. See Baud Rate Generator.	
Brown-out Reset (BOR)	44, 237
BSF	269
BTFSC	270
BTFSS	270
BTG	271
BZ	272

PIC18F2220/2320/4220/4320

OSCTUN2 (INTRC Oscillator Tuning)	24
PIE1 (Peripheral Interrupt Enable 1)	94
PIE2 (Peripheral Interrupt Enable 2)	95
PIR1 (Peripheral Interrupt Request (Flag 1))	92
PIR2 (Peripheral Interrupt Request (Flag 2))	93
PWM1CON (PWM Configuration)	149
RCON (Reset Control)	69, 98
RCSTA (Receive Status and Control)	197
SSPCON1 (MSSP Control 1, I ² C Mode)	166
SSPCON1 (MSSP Control 1, SPI Mode)	157
SSPCON2 (MSSP Control 2, I ² C Master Mode)	167
SSPSTAT (MSSP Status, I ² C Mode)	165
SSPSTAT (MSSP Status, SPI Mode)	156
STATUS	68
STKPTR (Stack Pointer)	55
Summary	62–64
T0CON (Timer0 Control)	117
T1CON (Timer1 Control)	121
T2CON (Timer2 Control)	127
T3CON (Timer3 Control)	129
TRISE	112
TXSTA (Transmit Status and Control)	196
WDTCON (Watchdog Timer Control)	247
Reset	43, 287
Resets	237
RETFIE	288
RETLW	288
RETURN	289
Return Address Stack	54
Return Stack Pointer (STKPTR)	54
Revision History	375
RLCF	289
RLNCF	290
RRCF	290
RRNCF	291
S	
SCI. See USART	
SCK	155
SDI	155
SDO	155
Serial Clock (SCK) Pin	155
Serial Communication Interface. See USART.	
Serial Data In (SDI) Pin	155
Serial Data Out (SDO) Pin	155
Serial Peripheral Interface. See SPI Mode.	
SETF	291
Shoot-Through Current	149
Slave Select (SS) Pin	155
SLEEP	292
Sleep	
OSC1 and OSC2 Pin States	28
Software Simulator (MPLAB SIM)	302
Special Event Trigger. See Compare (CCP Module).	
Special Features of the CPU	237
Special Function Registers	61
Map	61
SPI Mode	
Associated Registers	163
Bus Mode Compatibility	163
Effects of a Reset	163
Master in Power-Managed Modes	163
Master Mode	160
Master/Slave Connection	159
Registers	156
Serial Clock	155
Serial Data In	155
Serial Data Out	155
Slave in Power-Managed Modes	163
Slave Mode	161
Slave Select	155
SPI Clock	160
SS	155
SSPOV Status Flag	185
SSPSTAT Register	
R/W Bit	168, 169
Stack Full/Underflow Resets	55
SUBFWB	292
SUBLW	293
SUBWF	293
SUBWFB	294
SWAPF	295
T	
T0CON Register	
PSA Bit	119
T0CS Bit	119
T0PS2:T0PS0 Bits	119
T0SE Bit	119
TABLAT Register	74
Table Pointer Operations (table)	74
Table Reads/Table Writes	59
TBLPTR Register	74
TBLRD	296
TBLWT	297
Time-out in Various Situations (table)	45
Time-out Sequence	44
Timer0	117
16-Bit Mode Timer Reads and Writes	119
Associated Registers	119
Clock Source Edge Select (T0SE Bit)	119
Clock Source Select (T0CS Bit)	119
Interrupt	119
Operation	119
Prescaler. See Prescaler, Timer0.	
Switching Prescaler Assignment	119
Timer1	121
16-Bit Read/Write Mode	124
Associated Registers	125
Interrupt	124
Operation	122
Oscillator	121, 123
Oscillator Layout Considerations	123
Overflow Interrupt	121
Resetting, Using a Special Event Trigger	
Output (CCP)	124
Special Event Trigger (CCP)	136
TMR1H Register	121
TMR1L Register	121
Use as a Real-Time Clock	124

PIC18F2220/2320/4220/4320

Timer2	127
Associated Registers	128
MSSP Clock Shift	127, 128
Operation	127
Postscaler. See Postscaler, Timer2.	
PR2 Register	127, 138
Prescaler. See Prescaler, Timer2.	
TMR2 Register	127
TMR2 to PR2 Match Interrupt	127, 128, 138
Timer3	129
Associated Registers	131
Operation	130
Oscillator	129, 131
Overflow Interrupt	129, 131
Resetting, Using a Special Event Trigger	
Output (CCP)	131
TMR3H Register	129
TMR3L Register	129
Timing Diagrams	
A/D Conversion	346
Acknowledge Sequence	188
Asynchronous Reception	205
Asynchronous Transmission	203
Asynchronous Transmission (Back to Back)	203
Baud Rate Generator with Clock Arbitration	182
BRG Reset Due to SDA Arbitration During	
Start Condition	191
Brown-out Reset (BOR)	331
Bus Collision During a Repeated Start	
Condition (Case 1)	192
Bus Collision During a Repeated Start	
Condition (Case 2)	192
Bus Collision During a Stop	
Condition (Case 1)	193
Bus Collision During a Stop	
Condition (Case 2)	193
Bus Collision During Start	
Condition (SCL = 0)	191
Bus Collision During Start	
Condition (SDA Only)	190
Bus Collision for Transmit and Acknowledge	189
Capture/Compare/PWM (CCP)	333
CLKO and I/O	330
Clock Synchronization	175
Clock, Instruction Cycle	57
Example SPI Master Mode (CKE = 0)	335
Example SPI Master Mode (CKE = 1)	336
Example SPI Slave Mode (CKE = 0)	337
Example SPI Slave Mode (CKE = 1)	338
External Clock (All Modes Except PLL)	328
Fail-Safe Clock Monitor (FSCM)	250
First Start Bit	183
Full-Bridge PWM Output	146
Half-Bridge PWM Output	145
I ² C Bus Data	340
I ² C Bus Start/Stop Bits	339
I ² C Master Mode (Transmission,	
7 or 10-Bit Address)	186
I ² C Slave Mode (Transmission, 10-Bit Address)	173
I ² C Slave Mode (Transmission, 7-Bit Address)	171
I ² C Slave Mode with SEN = 0 (Reception,	
10-Bit Address)	172
I ² C Slave Mode with SEN = 0 (Reception,	
7-Bit Address)	170
I ² C Slave Mode with SEN = 1 (Reception,	
10-Bit Address)	177
I ² C Slave Mode with SEN = 1 (Reception,	
7-Bit Address)	176
Low-Voltage Detect	234
Low-Voltage Detect Characteristics	322
Master SSP I ² C Bus Data	342
Master SSP I ² C Bus Start/Stop Bits	342
Parallel Slave Port (PIC18F4X20)	334
Parallel Slave Port (PSP) Read	115
Parallel Slave Port (PSP) Write	115
PWM Auto-Shutdown (PRSEN = 0,	
Auto-Restart Disabled)	151
PWM Auto-Shutdown (PRSEN = 1,	
Auto-Restart Enabled)	151
PWM Direction Change	148
PWM Direction Change at Near	
100% Duty Cycle	148
PWM Output	138
Repeat Start Condition	184
Reset, Watchdog Timer (WDT), Oscillator Start-up	
Timer (OST), Power-up Timer (PWRT)	331
Slave Mode General Call Address Sequence	
(7 or 10-Bit Addressing Mode)	178
Slave Synchronization	161
Slow Rise Time (MCLR Tied to VDD,	
VDD Rise > TPWRT)	51
SPI Mode (Master Mode)	160
SPI Mode (Slave Mode with CKE = 0)	162
SPI Mode (Slave Mode with CKE = 1)	162
Stop Condition Receive or Transmit Mode	188
Synchronous Transmission	206
Synchronous Transmission (Through TXEN)	207
Time-out Sequence on POR w/	
PLL Enabled (MCLR Tied to VDD)	51
Time-out Sequence on Power-up	
(MCLR Not Tied to VDD): Case 1	50
Time-out Sequence on Power-up	
(MCLR Not Tied to VDD): Case 2	50
Time-out Sequence on Power-up	
(MCLR Tied to VDD, VDD Rise TPWRT)	50
Timer0 and Timer1 External Clock	332
Transition for Entry to SEC_IDLE Mode	34
Transition for Entry to SEC_RUN Mode	36
Transition for Entry to Sleep Mode	32
Transition for Two-Speed Start-up	
(INTOSC to HSPLL)	248
Transition for Wake from PRI_IDLE Mode	33
Transition for Wake from RC_RUN Mode	
(RC_RUN to PRI_RUN)	35
Transition for Wake from	
SEC_RUN Mode (HSPLL)	34
Transition for Wake from Sleep (HSPLL)	32
Transition to PRI_IDLE Mode	33
Transition to RC_IDLE Mode	35
Transition to RC_RUN Mode	37
USART Synchronous Receive (Master/Slave)	344
USART Synchronous Reception	
(Master Mode, SREN)	208
USART Synchronous Transmission (Master/Slave)	344