



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	CANbus, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	79
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 33x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc560d30l3b3e0x

List of tables

Table 1.	Device summary	1
Table 2.	SPC560D30, SPC560D40 device comparison	7
Table 3.	SPC560D30, SPC560D40 series block summary	10
Table 4.	Voltage supply pin descriptions	15
Table 5.	System pin descriptions	15
Table 6.	Functional port pin descriptions	16
Table 7.	Parameter classifications	28
Table 8.	PAD3V5V field description	29
Table 9.	OSCILLATOR_MARGIN field description	29
Table 10.	WATCHDOG_EN field description	29
Table 11.	Absolute maximum ratings	30
Table 12.	Recommended operating conditions (3.3 V)	31
Table 13.	Recommended operating conditions (5.0 V)	31
Table 14.	LQFP thermal characteristics	33
Table 15.	I/O input DC electrical characteristics	35
Table 16.	I/O pull-up/pull-down DC electrical characteristics	36
Table 17.	SLOW configuration output buffer electrical characteristics	36
Table 18.	MEDIUM configuration output buffer electrical characteristics	37
Table 19.	Output pin transition times	38
Table 20.	I/O supply segment	38
Table 21.	I/O consumption	39
Table 22.	I/O weight	39
Table 23.	Reset electrical characteristics	43
Table 24.	Voltage regulator electrical characteristics	46
Table 25.	Low voltage detector electrical characteristics	48
Table 26.	Power consumption on VDD_BV and VDD_HV	48
Table 27.	Program and erase specifications (code flash)	49
Table 28.	Program and erase specifications (data flash)	50
Table 29.	Flash module life	50
Table 30.	Flash memory read access timing	51
Table 31.	Flash power supply DC electrical characteristics	51
Table 32.	Start-up time/Switch-off time	51
Table 33.	EMI radiated emission measurement	53
Table 34.	ESD absolute maximum ratings	53
Table 35.	Latch-up results	54
Table 36.	Crystal description	56
Table 37.	Fast external crystal oscillator (4 to 16 MHz) electrical characteristics	56
Table 38.	FMPLL electrical characteristics	58
Table 39.	Fast internal RC oscillator (16 MHz) electrical characteristics	58
Table 40.	Slow internal RC oscillator (128 kHz) electrical characteristics	59
Table 41.	ADC input leakage current	67
Table 42.	ADC conversion characteristics	67
Table 43.	On-chip peripherals current consumption	69
Table 44.	DSPI characteristics	70
Table 45.	JTAG characteristics	77
Table 46.	LQFP100 mechanical data	79
Table 47.	LQFP64 mechanical data	80
Table 48.	Order codes	82

Table 5. System pin descriptions (continued)

Port pin	Function	I/O direction	Pad type	RESET configuration	Pin number	
					LQFP64	LQFP100
EXTAL	Analog output of the oscillator amplifier circuit, when the oscillator is not in bypass mode. Analog input for the clock generator when the oscillator is in bypass mode. ⁽¹⁾	I/O	X	Tristate	27	36
XTAL	Analog input of the oscillator amplifier circuit. Needs to be grounded if oscillator is used in bypass mode. ⁽¹⁾	I	X	Tristate	25	34

1. Refer to the relevant section of the device datasheet.

3.6 Functional ports

The functional port pins are listed in [Table 6](#).

Table 6. Functional port pin descriptions

Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET configuration	Pin number	
								LQFP64	LQFP100
Port A									
PA[0]	PCR[0]	AF0 AF1 AF2 AF3 —	GPIO[0] E0UC[0] CLKOUT E0UC[13] WKPU[19] ⁽³⁾	SIUL eMIOS_0 CGL eMIOS_0 WKPU	I/O I/O O I/O I	M	Tristate	5	12
PA[1]	PCR[1]	AF0 AF1 AF2 AF3 — —	GPIO[1] E0UC[1] — NMI ⁽⁴⁾ WKPU[2] ⁽³⁾	SIUL eMIOS_0 — WKPU WKPU	I/O I/O — — I	S	Tristate	4	7
PA[2]	PCR[2]	AF0 AF1 AF2 AF3 —	GPIO[2] E0UC[2] — MA[2] WKPU[3] ⁽³⁾	SIUL eMIOS_0 — ADC WKPU	I/O I/O — O I	S	Tristate	3	5

Table 6. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET configuration	Pin number	
								LQFP64	LQFP100
PD[14]	PCR[62]	AF0 AF1 AF2 AF3 —	GPIO[62] CS1_1 E0UC[26] — ADC1_S[10]	SIUL DSPI_1 eMIOS_0 — ADC	I/O O I/O — I	J	Tristate	—	64
PD[15]	PCR[63]	AF0 AF1 AF2 AF3 —	GPIO[63] CS2_1 E0UC[27] — ADC1_S[11]	SIUL DSPI_1 eMIOS_0 — ADC	I/O O I/O — I	J	Tristate	—	66
Port E									
PE[0]	PCR[64]	AF0 AF1 AF2 AF3 —	GPIO[64] E0UC[16] — — WKPU[6] ⁽³⁾	SIUL eMIOS_0 — — WKPU	I/O I/O — — I	S	Tristate	—	6
PE[1]	PCR[65]	AF0 AF1 AF2 AF3 —	GPIO[65] E0UC[17] — — —	SIUL eMIOS_0 — — —	I/O I/O — — —	M	Tristate	—	8
PE[2]	PCR[66]	AF0 AF1 AF2 AF3 — —	GPIO[66] E0UC[18] — — EIRQ[21] SIN_1	SIUL eMIOS_0 — — SIUL DSPI_1	I/O I/O — — I I	M	Tristate	—	89
PE[3]	PCR[67]	AF0 AF1 AF2 AF3 —	GPIO[67] E0UC[19] SOUT_1 —	SIUL eMIOS_0 DSPI_1 —	I/O I/O O —	M	Tristate	—	90
PE[4]	PCR[68]	AF0 AF1 AF2 AF3 —	GPIO[68] E0UC[20] SCK_1 — EIRQ[9]	SIUL eMIOS_0 DSPI_1 — SIUL	I/O I/O I/O — I	M	Tristate	—	93
PE[5]	PCR[69]	AF0 AF1 AF2 AF3 —	GPIO[69] E0UC[21] CS0_1 MA[2]	SIUL eMIOS_0 DSPI_1 ADC	I/O I/O I/O O	M	Tristate	—	94

Table 6. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET configuration	Pin number	
								LQFP64	LQFP100
PH[9] ⁽⁶⁾	PCR[121]	AF0	GPIO[121]	SIUL	I/O	S	Input, weak pull-up	60	88
		AF1	—	—	—				
		AF2	TCK	JTAGC	I				
		AF3	—	—	—				
PH[10] ⁽⁶⁾	PCR[122]	AF0	GPIO[122]	SIUL	I/O	S	Input, weak pull-up	53	81
		AF1	—	—	—				
		AF2	TMS	JTAGC	I				
		AF3	—	—	—				

1. Alternate functions are chosen by setting the values of the PCR.PA bitfields inside the SIUL module. PCR.PA = 00 → AF0; PCR.PA = 01 → AF1; PCR.PA = 10 → AF2; PCR.PA = 11 → AF3. This is intended to select the output functions; to use one of the input functions, the PCR.IBE bit must be written to ‘1’, regardless of the values selected in the PCR.PA bitfields. For this reason, the value corresponding to an input only function is reported as “—”.
2. Multiple inputs are routed to all respective modules internally. The input of some modules must be configured by setting the values of the PSMIO.PADSELx bitfields inside the SIUL module.
3. All WKPU pins also support external interrupt capability. See “wakeup unit” chapter of the device reference manual for further details.
4. NMI has higher priority than alternate function. When NMI is selected, the PCR.AF field is ignored.
5. “Not applicable” because these functions are available only while the device is booting. Refer to “BAM” chapter of the device reference manual for details.
6. Out of reset all the functional pins except PC[0:1] and PH[9:10] are available to the user as GPIO.
PC[0:1] are available as JTAG pins (TDI and TDO respectively).
PH[9:10] are available as JTAG pins (TCK and TMS respectively).
If the user configures these JTAG pins in GPIO mode the device is no longer compliant with IEEE 1149.1 2001.

4.5 Recommended operating conditions

Table 12. Recommended operating conditions (3.3 V)

Symbol	C	Parameter	Conditions	Value		Unit
				Min	Max	
V _{SS}	SR	Digital ground on VSS_HV pins	—	0	0	V
V _{DD} ⁽¹⁾	SR	Voltage on VDD_HV pins with respect to ground (V _{SS})	—	3.0	3.6	V
V _{SS_LV} ⁽²⁾	SR	Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V _{SS})	—	V _{SS} – 0.1	V _{SS} + 0.1	V
V _{DD_BV} ⁽³⁾	SR	Voltage on VDD_BV pin (regulator supply) with respect to ground (V _{SS})	—	3.0	3.6	V
			Relative to V _{DD}	V _{DD} – 0.1	V _{DD} + 0.1	
V _{SS_ADC}	SR	Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V _{SS})	—	V _{SS} – 0.1	V _{SS} + 0.1	V
V _{DD_ADC} ⁽⁴⁾	SR	Voltage on VDD_HV_ADC pin (ADC reference) with respect to ground (V _{SS})	—	3.0 ⁽⁵⁾	3.6	V
			Relative to V _{DD}	V _{DD} – 0.1	V _{DD} + 0.1	
V _{IN}	SR	Voltage on any GPIO pin with respect to ground (V _{SS})	—	V _{SS} – 0.1	—	V
			Relative to V _{DD}	—	V _{DD} + 0.1	
I _{INJPAD}	SR	Injected input current on any pin during overload condition	—	-5	5	mA
I _{INJSUM}	SR	Absolute sum of all injected input currents during overload condition	—	-50	50	mA
TV _{DD}	SR	V _{DD} slope to ensure correct power up ⁽⁶⁾	—	3.0 ⁽⁷⁾	250 × 10 ³ (0.25 [V/μs])	V/s

1. 100 nF capacitance needs to be provided between each V_{DD}/V_{SS} pair.
2. 330 nF capacitance needs to be provided between each V_{DD_LV}/V_{SS_LV} supply pair.
3. 470 nF capacitance needs to be provided between V_{DD_BV} and the nearest V_{SS_LV} (higher value may be needed depending on external regulator characteristics).
4. 100 nF capacitance needs to be provided between V_{DD_ADC}/V_{SS_ADC} pair.
5. Full electrical specification cannot be guaranteed when voltage drops below 3.0 V. In particular, ADC electrical characteristics and I/Os DC electrical specification may not be guaranteed. When voltage drops below V_{LVDHVL}, device is reset.
6. Guaranteed by device validation
7. Minimum value of TV_{DD} must be guaranteed until V_{DD} reaches 2.6 V (maximum value of V_{PORH})

Table 13. Recommended operating conditions (5.0 V)

Symbol	C	Parameter	Conditions	Value		Unit
				Min	Max	
V _{SS}	SR	Digital ground on VSS_HV pins	—	0	0	V
V _{DD} ⁽¹⁾	SR	Voltage on VDD_HV pins with respect to ground (V _{SS})	—	4.5	5.5	V
			Voltage drop ⁽²⁾	3.0	5.5	




Figure 4. Input DC electrical characteristics definition

Table 15. I/O Input DC electrical characteristics

Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit
				Min	Typ	Max	
V _{IH}	SR	P	Input high level CMOS (Schmitt Trigger)	—	0.65V _{DD}	—	V _{DD} +0.4
V _{IL}	SR	P	Input low level CMOS (Schmitt Trigger)	—	-0.4	—	0.35V _{DD}
V _{HYS}	CC	C	Input hysteresis CMOS (Schmitt Trigger)	—	0.1V _{DD}	—	V
I _{LKG}	CC	Digital input leakage	No injection on adjacent pin	T _A = -40 °C	—	2	200
				T _A = 25 °C	—	2	200
				T _A = 85 °C	—	5	300
				T _A = 105 °C	—	12	500
				T _A = 125 °C	—	70	1000
W _{FI} ⁽²⁾	SR	P	Digital input filtered pulse	—	—	—	40
W _{NFI} ⁽²⁾	SR	P	Digital input not filtered pulse	—	1000	—	ns

1. V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

2. In the range from 40 to 1000 ns, pulses can be filtered or not filtered, according to operating temperature and voltage.

Table 22. I/O weight⁽¹⁾ (continued)

Pad	LQFP100/LQFP64			
	Weight 5 V		Weight 3.3 V	
	SRC ⁽²⁾ = 0	SRC = 1	SRC = 0	SRC = 1
PC[14]	8%	8%	10%	10%
PC[15]	8%	11%	9%	10%
PA[2]	8%	8%	9%	9%
PE[0]	7%	7%	9%	9%
PA[1]	7%	7%	8%	8%
PE[1]	7%	10%	8%	8%
PE[8]	6%	9%	8%	8%
PE[9]	6%	6%	7%	7%
PE[10]	6%	6%	7%	7%
PA[0]	5%	7%	6%	7%
PE[11]	5%	5%	6%	6%
PC[11]	7%	7%	9%	9%
PC[10]	8%	11%	9%	10%
PB[0]	8%	11%	9%	10%
PB[1]	8%	8%	10%	10%
PC[6]	8%	8%	10%	10%
PC[7]	8%	8%	10%	10%
PA[15]	8%	11%	9%	10%
PA[14]	7%	11%	9%	9%
PA[4]	7%	7%	8%	8%
PA[13]	7%	10%	8%	9%
PA[12]	7%	7%	8%	8%
PB[9]	1%	1%	1%	1%
PB[8]	1%	1%	1%	1%
PB[10]	5%	5%	6%	6%
PD[0]	1%	1%	1%	1%
PD[1]	1%	1%	1%	1%
PD[2]	1%	1%	1%	1%
PD[3]	1%	1%	1%	1%
PD[4]	1%	1%	1%	1%
PD[5]	1%	1%	1%	1%
PD[6]	1%	1%	1%	1%

6. The duration of the in-rush current depends on the capacitance placed on LV pins. BV decoupling capacitors must be sized accordingly. Refer to I_{MREG} value for minimum amount of current to be provided in cc.

4.9.2 Low voltage detector electrical characteristics

The device implements a power-on reset (POR) module to ensure correct power-up initialization, as well as five low voltage detectors (LVDs) to monitor the V_{DD} and the V_{DD_LV} voltage while device is supplied:

- POR monitors V_{DD} during the power-up phase to ensure device is maintained in a safe reset state (refer to RGM Destructive Event Status (RGM_DES) Register flag F_POR in device reference manual)
- LVDHV3 monitors V_{DD} to ensure device reset below minimum functional supply (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD27 in device reference manual)
- LVDHV3B monitors V_{DD_BV} to ensure device reset below minimum functional supply (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD27_VREG in device reference manual)
- LVDHV5 monitors V_{DD} when application uses device in the $5.0\text{ V} \pm 10\%$ range (refer to RGM Functional Event Status (RGM_FES) Register flag F_LVD45 in device reference manual)
- LVLDVCOR monitors power domain No. 1 (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD12_PD1 in device reference manual)
- LVLDVBP monitors power domain No. 0 (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD12_PD0 in device reference manual)




Figure 8. Low voltage detector vs reset

Table 25. Low voltage detector electrical characteristics

Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit
				Min	Typ	Max	
V _{PORUP}	SR	P	Supply for functional POR module T _A = 25 °C, after trimming	1.0	—	5.5	V
V _{PORH}	CC	P		1.5	—	2.6	V
V _{LVDHV3H}	CC	T		—	—	2.95	V
V _{LVDHV3L}	CC	P		2.6	—	2.9	V
V _{LVDHV3BH}	CC	P		—	—	2.95	V
V _{LVDHV3BL}	CC	P		2.6	—	2.9	V
V _{LVDHV5H}	CC	T		—	—	4.5	V
V _{LVDHV5L}	CC	P		3.8	—	4.4	V
V _{LVDLVCORL}	CC	P		1.08	—	1.16	V
V _{LVDLVBKPL}	CC	P		1.08	—	1.16	V

1. V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = –40 to 125 °C, unless otherwise specified

4.10 Power consumption

Table 26 provides DC electrical characteristics for significant application modes. These values are indicative values; actual consumption depends on the application.

Table 26. Power consumption on VDD_BV and VDD_HV

Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit	
				Min	Typ	Max		
I _{DDMAX} ⁽²⁾	CC	D	RUN mode maximum average current	—	—	90	130 ⁽³⁾ mA	
I _{DDRUN} ⁽⁴⁾	CC	T	RUN mode typical average current ⁽⁵⁾	f _{CPU} = 8 MHz	—	7	—	
		T		f _{CPU} = 16 MHz	—	18	—	
		T		f _{CPU} = 32 MHz	—	29	—	
		P		f _{CPU} = 48 MHz	—	40	100 mA	
I _{DDHALT}	CC	C	HALT mode current ⁽⁶⁾	Slow internal RC oscillator (128 kHz) running	T _A = 25 °C	—	8	15 mA
		P			T _A = 125 °C	—	14	25 mA
I _{DDSTOP}	CC	P	STOP mode current ⁽⁷⁾	Slow internal RC oscillator (128 kHz) running	T _A = 25 °C	—	180	700 ⁽⁸⁾ µA
		D			T _A = 55 °C	—	500	—
		D			T _A = 85 °C	—	1	6 ⁽⁸⁾ mA
		D			T _A = 105 °C	—	2	9 ⁽⁸⁾ mA
		P			T _A = 125 °C	—	4.5	12 ⁽⁸⁾ mA

Table 26. Power consumption on VDD_BV and VDD_HV (continued)

Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit	
				Min	Typ	Max		
I _{DDSTDBY}	CC	P D D D P	Slow internal RC oscillator (128 kHz) running	T _A = 25 °C	—	30	100	µA
				T _A = 55 °C	—	75	—	
				T _A = 85 °C	—	180	700	
				T _A = 105 °C	—	315	1000	
				T _A = 125 °C	—	560	1700	

1. V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified
2. Running consumption does not include I/Os toggling which is highly dependent on the application. The given value is thought to be a worst case value with all peripherals running, and code fetched from code flash while modify operation ongoing on data flash. Notice that this value can be significantly reduced by application: switch off not used peripherals (default), reduce peripheral frequency through internal prescaler, fetch from RAM most used functions, use low power mode when possible.
3. Higher current may be sunked by device during power-up and standby exit. Please refer to in-rush average current on [Table 24](#).
4. RUN current measured with typical application with accesses on both flash memory and SRAM.
5. Only for the “P” classification: Code fetched from SRAM: serial IPs CAN and LIN in loop-back mode, DSPI as Master, PLL as system clock (3 x Multiplier) peripherals on (eMIOS/CTU/ADC) and running at maximum frequency, periodic SW/WDG timer reset enabled.
6. Data flash power down. Code flash in low power. SIRC (128 kHz) and FIRC (16 MHz) on. 10 MHz XTAL clock. FlexCAN: 0 ON (clocked but no reception or transmission). LINFlex: instances: 0, 1, 2 ON (clocked but no reception or transmission), instance: 3 clocks gated. eMIOS: instance: 0 ON (16 channels on PA[0]–PA[11] and PC[12]–PC[15]) with PWM 20 kHz, instance: 1 clock gated. DSPI: instance: 0 (clocked but no communication). RTC/API ON.PIT ON. STM ON. ADC ON but no conversion except 2 analog watchdogs.
7. Only for the “P” classification: No clock, FIRC (16 MHz) off, SIRC (128 kHz) on, PLL off, HPVreg off, ULPVreg/LPVreg on. All possible peripherals off and clock gated. Flash in power down mode.
8. When going from RUN to STOP mode and the core consumption is > 6 mA, it is normal operation for the main regulator module to be kept on by the on-chip current monitoring circuit. This is most likely to occur with junction temperatures exceeding 125 °C and under these circumstances, it is possible for the current to initially exceed the maximum STOP specification by up to 2 mA. After entering stop, the application junction temperature will reduce to the ambient level and the main regulator will be automatically switched off when the load current is below 6 mA.
9. Only for the “P” classification: ULPVreg on, HP/LPVreg off, 16 KB SRAM on, device configured for minimum consumption, all possible modules switched off.

4.11 Flash memory electrical characteristics

The data flash operation depends strongly on the code flash operation. If code flash is switched-off, the data flash is disabled.

4.11.1 Program/Erase characteristics

[Table 27](#) shows the program and erase characteristics.

Table 27. Program and erase specifications (code flash)

Symbol	C	Parameter	Value				Unit	
			Min	Typ ⁽¹⁾	Initial max ⁽²⁾	Max ⁽³⁾		
t _{dwprogram}	CC	C	Double word (64 bits) program time ⁽⁴⁾	—	22	50	500	µs
t _{16Kperase}	CC	C	16 KB block preprogram and erase time	—	300	500	5000	ms

Table 32. Start-up time/Switch-off time (continued)

Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit
				Min	Typ	Max	
t _{FLALPEXIT}	C C	T	Delay for flash module to exit low-power mode ⁽²⁾	Code flash	—	—	0.5 μs
t _{FLAPDEXIT}	C C	T	Delay for flash module to exit power-down mode	Code flash	—	—	30 μs
				Data flash	—	—	30 ⁽³⁾ μs
t _{FLALPENTRY}	C C	T	Delay for flash module to enter low-power mode	Code flash	—	—	0.5 μs
t _{FLAPDENTRY}	C C	T	Delay for flash module to enter power-down mode	Code flash	—	—	1.5 μs
				Data flash	—	—	4 ⁽³⁾ μs

1. $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40 \text{ to } 125^\circ\text{C}$, unless otherwise specified

2. Data flash does not support low-power mode

3. If code flash is already switched-on.

4.12 Electromagnetic compatibility (EMC) characteristics

Susceptibility tests are performed on a sample basis during product characterization.

4.12.1 Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user apply EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

- Software recommendations – The software flowchart must include the management of runaway conditions such as:
 - Corrupted program counter
 - Unexpected reset
 - Critical data corruption (control registers...)
- Prequalification trials – Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the reset pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see the application note *Software Techniques For Improving Microcontroller EMC Performance* (AN1015)).

4.12.2 Electromagnetic interference (EMI)

The product is monitored in terms of emission based on a typical application. This emission test conforms to the IEC 61967-1 standard, which specifies the general conditions for EMI measurements.

4.13 Fast external crystal oscillator (4 to 16 MHz) electrical characteristics

The device provides an oscillator/resonator driver. [Figure 9](#) describes a simple model of the internal oscillator driver and provides an example of a connection for an oscillator or a resonator.

[Table 36](#) provides the parameter description of 4 MHz to 16 MHz crystals used for the design simulations.





Figure 9. Crystal oscillator and resonator connection scheme

Table 36. Crystal description

Nominal frequency (MHz)	NDK crystal reference	Crystal equivalent series resistance (ESR) Ω	Crystal motional capacitance (C_m) fF	Crystal motional inductance (L_m) mH	Load on xtalin/xtalout $C_1 = C_2$ (pF) ⁽¹⁾	Shunt capacitance between xtalout and xtalin $C_0^{(2)}$ (pF)
4	NX8045GB NX5032GA	300	2.68	591.0	21	2.93
8		300	2.46	160.7	17	3.01
10		150	2.93	86.6	15	2.91
12		120	3.11	56.5	15	2.93
16		120	3.90	25.3	10	3.00

- The values specified for C_1 and C_2 are the same as used in simulations. It should be ensured that the testing includes all the parasitics (from the board, probe, crystal, etc.) as the AC / transient behavior depends upon them.
- The value of C_0 specified here includes 2 pF additional capacitance for parasitics (to be seen with bond-pads, package, etc.).

**Figure 10.** Fast external crystal oscillator (4 to 16 MHz) timing diagram**Table 37.** Fast external crystal oscillator (4 to 16 MHz) electrical characteristics

Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit
				Min	Typ	Max	
f_FXOSC	SR	Fast external crystal oscillator frequency	—	4.0	—	16.0	MHz

4.14 FMPLL electrical characteristics

The device provides a frequency-modulated phase-locked loop (FMPLL) module to generate a fast system clock from the main oscillator driver.

Table 38. FMPLL electrical characteristics

Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit
				Min	Typ	Max	
f _{PLLIN}	SR	—	FMPLL reference clock ⁽²⁾	—	4	—	48 MHz
ΔPLLIN	SR	—	FMPLL reference clock duty cycle ⁽²⁾	—	40	—	60 %
f _{PLLOUT}	CC	D	FMPLL output clock frequency	—	16	—	48 MHz
f _{VCO} ⁽³⁾	CC	P	VCO frequency without frequency modulation	—	256	—	512 MHz
		—	VCO frequency with frequency modulation	—	245	—	533
f _{CPU}	SR	—	System clock frequency	—	—	—	48 MHz
f _{FREE}	CC	P	Free-running frequency	—	20	—	150 MHz
t _{LOCK}	CC	P	FMPLL lock time	Stable oscillator (f _{PLLIN} = 16 MHz)	—	40	100 μs
Δt _{LTJIT}	CC	—	FMPLL long term jitter	f _{PLLIN} = 16 MHz (resonator), f _{PLLCLK} at 48 MHz, 4000 cycles	—	—	10 ns
I _{PLL}	CC	C	FMPLL consumption	T _A = 25 °C	—	—	4 mA

1. V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

2. PLLIN clock retrieved directly from FXOSC clock. Input characteristics are granted when oscillator is used in functional mode. When bypass mode is used, oscillator input clock should verify f_{PLLIN} and ΔPLLIN.

3. Frequency modulation is considered ±4%.

4.15 Fast internal RC oscillator (16 MHz) electrical characteristics

The device provides a 16 MHz fast internal RC oscillator (FIRC). This is used as the default clock at the power-up of the device.

Table 39. Fast internal RC oscillator (16 MHz) electrical characteristics

Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit
				Min	Typ	Max	
f _{FIRC}	CC	P	Fast internal RC oscillator high frequency	T _A = 25 °C, trimmed	—	16	—
				—	12	—	20 MHz
I _{FIRCRUN} ⁽²⁾	CC	T	Fast internal RC oscillator high frequency current in running mode	T _A = 25 °C, trimmed	—	—	200 μA

4.17 ADC electrical characteristics

4.17.1 Introduction

The device provides a 12-bit Successive Approximation Register (SAR) analog-to-digital converter.






Figure 11. ADC characteristics and error definitions

Table 44. DSPI characteristics⁽¹⁾ (continued)

No.	Symbol	C	Parameter	DSPI0/DSPI1			Unit
				Min	Typ	Max	
—	Δt_{CSC}	CC	D Internal delay between pad associated to SCK and pad associated to CSn in master mode	Master mode	—	—	130 ⁽²⁾ ns
—	Δt_{ASC}	CC	D Internal delay between pad associated to SCK and pad associated to CSn in master mode for CSn1→1	Master mode	—	—	130 ⁽²⁾ ns
2	$t_{CSCext}^{(3)}$	SR	D CS to SCK delay	Slave mode	32	—	— ns
3	$t_{ASCext}^{(4)}$	SR	D After SCK delay	Slave mode	$1/f_{DSPI} + 5$	—	— ns
4	t_{SDC}	CC	D SCK duty cycle	Master mode	—	$t_{SCK}/2$	ns
		SR	D	Slave mode	$t_{SCK}/2$	—	
5	t_A	SR	D Slave access time	—	$1/f_{DSPI} + 70$	—	— ns
6	t_{DI}	SR	D Slave SOUT disable time	—	7	—	— ns
7	t_{PCSC}	SR	D PCSx to PCSS time	—	0	—	— ns
8	t_{PASC}	SR	D PCSS to PCSx time	—	0	—	— ns
9	t_{SUI}	SR	D Data setup time for inputs	Master mode	43	—	ns
				Slave mode	5	—	
10	t_{HI}	SR	D Data hold time for inputs	Master mode	0	—	ns
				Slave mode	$2^{(5)}$	—	
11	$t_{SUO}^{(6)}$	CC	D Data valid after SCK edge	Master mode	—	—	32 ns
				Slave mode	—	—	52 ns
12	$t_{HO}^{(6)}$	CC	D Data hold time for outputs	Master mode	0	—	ns
				Slave mode	8	—	

1. Operating conditions: $C_{OUT} = 10$ to 50 pF, Slew_{IN} = 3.5 to 15 ns
2. Maximum is reached when CSn pad is configured as SLOW pad while SCK pad is configured as MEDIUM pad
3. The t_{CSC} delay value is configurable through a register. When configuring t_{CSC} (using PCSSCK and CSSCK fields in DSPI_CtarRx registers), delay between internal CS and internal SCK must be higher than Δt_{CSC} to ensure positive t_{CSCext} .
4. The t_{ASC} delay value is configurable through a register. When configuring t_{ASC} (using PASC and ASC fields in DSPI_CtarRx registers), delay between internal CS and internal SCK must be higher than Δt_{ASC} to ensure positive t_{ASCext} .
5. This delay value corresponds to SMPL_PT = 00b which is bit field 9 and 8 of DSPI_MCR.
6. SCK and SOUT configured as MEDIUM pad

**Figure 17.** DSPI classic SPI timing – master, CPHA = 1**Figure 18.** DSPI classic SPI timing – slave, CPHA = 0




Figure 28. Commercial product code structure

Table 50. Abbreviations (continued)

Abbreviation	Meaning
TDO	Test data output
TMS	Test mode select

Table 51. Document revision history (continued)

Date	Revision	Changes
10-Aug-2010	3 (cont.)	<p>Updated the following tables:</p> <ul style="list-style-type: none"> – “Voltage regulator electrical characteristics” – “Low voltage monitor electrical characteristics” – “Low voltage power domain electrical characteristics” – “Start-up time/Switch-off time” – “Fast external crystal oscillator (4 to 16 MHz) electrical characteristics” – “FMPPLL electrical characteristics” – “Fast internal RC oscillator (16 MHz) electrical characteristics” – “ADC conversion characteristics” – “On-chip peripherals current consumption” – “DSPI characteristics” <p>“DSPI characteristics” section: removed “DSPI PCS strobe (PCSS) timing” figure</p> <p>Updated “Order codes” table</p> <p>Added “Order codes for engineering samples” table</p> <p>Updated “Commercial product code structure” table</p>
16-Sep-2011	4	<p>Formatting and editorial changes throughout</p> <p>Device comparison table: for the “Total timer I/O eMIOS”, changed “13 ch” to “14 ch”</p> <p>SPC560D30/SPC560D40 series block summary:</p> <ul style="list-style-type: none"> – added definition for “AUTOSAR” acronym – changed “System watchdog timer” to “Software watchdog timer” <p>LQFP64 pin configuration (top view): changed pin 6 from VPP_TEST to VSS_HV</p> <p>Added section “Pad configuration during reset phases”</p> <p>Added section “Voltage supply pins”</p> <p>Added section “Pad types”</p> <p>Added section “System pins”</p> <p>Renamed and updated section “Functional ports” (was previously section “Pin muxing”); update includes replacing all instances of WKUP with WKPU (WKPU is the correct abbreviation for Wakeup Unit)</p> <p>Section “NVUSRO register”: edited content to separate configuration into electrical parameters and digital functionality</p> <p>Added section “NVUSRO[WATCHDOG_EN] field description”</p> <p>Absolute maximum ratings: Removed “C” column from table</p> <p>Replaced “TBD” with “—” in T_{VDD} min value cell of 3.3 V and 5 V recommended operating conditions tables</p> <p>LQFP thermal characteristics: removed $R_{\theta JB}$ single layer board conditions; updated footnote 4</p> <p>I/O input DC electrical characteristics: removed footnote “All values need to be confirmed during device validation”; updated I_{LKG} characteristics</p>