





Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Not For New Designs
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	CANbus, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	79
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 33x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc560d30l3b4e0x

# List of tables

Table 1.	Device summary	1
Table 2.	SPC560D30, SPC560D40 device comparison	. 7
Table 3.	SPC560D30, SPC560D40 series block summary	
Table 4.	Voltage supply pin descriptions	15
Table 5.	System pin descriptions	15
Table 6.	Functional port pin descriptions	16
Table 7.	Parameter classifications	28
Table 8.	PAD3V5V field description	29
Table 9.	OSCILLATOR_MARGIN field description	29
Table 10.	WATCHDOG_EN field description	29
Table 11.	Absolute maximum ratings	30
Table 12.	Recommended operating conditions (3.3 V)	
Table 13.	Recommended operating conditions (5.0 V)	31
Table 14.	LQFP thermal characteristics	
Table 15.	I/O input DC electrical characteristics	35
Table 16.	I/O pull-up/pull-down DC electrical characteristics	
Table 17.	SLOW configuration output buffer electrical characteristics	
Table 18.	MEDIUM configuration output buffer electrical characteristics	37
Table 19.	Output pin transition times	
Table 20.	I/O supply segment	
Table 21.	I/O consumption	
Table 22.	I/O weight	
Table 23.	Reset electrical characteristics	
Table 24.	Voltage regulator electrical characteristics	46
Table 25.	Low voltage detector electrical characteristics	
Table 26.	Power consumption on VDD_BV and VDD_HV	
Table 27.	Program and erase specifications (code flash)	
Table 28.	Program and erase specifications (data flash)	50
Table 29.	Flash module life	
Table 30.	Flash memory read access timing	51
Table 31.	Flash power supply DC electrical characteristics	
Table 32.	Start-up time/Switch-off time	51
Table 33.	EMI radiated emission measurement	53
Table 34.	ESD absolute maximum ratings	53
Table 35.	Latch-up results	
Table 36.	Crystal description	56
Table 37.	Fast external crystal oscillator (4 to 16 MHz) electrical characteristics	
Table 38.	FMPLL electrical characteristics	58
Table 39.	Fast internal RC oscillator (16 MHz) electrical characteristics	58
Table 40.	Slow internal RC oscillator (128 kHz) electrical characteristics	
Table 41.	ADC input leakage current	
Table 42.	ADC conversion characteristics	
Table 43.	On-chip peripherals current consumption	69
Table 44.	DSPI characteristics	
Table 45.	JTAG characteristics	
Table 46.	LQFP100 mechanical data	
Table 47.	LQFP64 mechanical data	
Table 48	Order codes	82



# 1 Introduction

## 1.1 Document overview

This document describes the device features and highlights the important electrical and physical characteristics.

# 1.2 Description

These 32-bit automotive microcontrollers are a family of system-on-chip (SoC) devices designed to be central to the development of the next wave of central vehicle body controller, smart junction box, front module, peripheral body, door control and seat control applications.

This family is one of a series of next-generation integrated automotive microcontrollers based on the Power Architecture technology and designed specifically for embedded applications.

The advanced and cost-efficient e200z0h host processor core of this automotive controller family complies with the Power Architecture technology and only implements the VLE (variable-length encoding) APU (auxiliary processing unit), providing improved code density. It operates at speeds of up to 48 MHz and offers high performance processing optimized for low power consumption. It capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with the user's implementations.

The device platform has a single level of memory hierarchy and can support a wide range of on-chip static random access memory (SRAM) and internal flash memory.

Table 2. Pictus 512K device comparison

		Dev	/ice		
Feature	SPC560D30L1	SPC560D30L1         SPC560D30L3         SPC560D40L1		SPC560D40L3	
CPU		e200	0z0h		
Execution speed		Static – up	to 48 MHz		
Code flash memory	128	KB	256	KB	
Data flash memory	y 64 KB (4 × 16 KB)				
SRAM	12	16	6 KB		
eDMA		16	ch		
ADC (12-bit)	16 ch	33 ch	16 ch	33 ch	
СТИ		16	ch		
Total timer I/O <sup>(1)</sup> eMIOS	14 ch, 16-bit	28 ch, 16-bit	14 ch, 16-bit	28 ch, 16-bit	
– Туре Х <sup>(2)</sup>	2 ch	5 ch	2 ch	5 ch	
– Type Y <sup>(3)</sup>	_	9 ch	_	9 ch	
– Type G <sup>(4)</sup>	7 ch	7 ch	7 ch	7 ch	

# 2 Block diagram

Figure 1 shows a top-level block diagram of the Pictus 512K device series.




Figure 1. Pictus 512K series block diagram

Table 6. Functional port pin descriptions (continued)

		A 14 4 -			I/O		T ation	Pin nu	umber	
Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	direction (2)	Pad type	RESET	LQFP64	LQFP100	
PA[3]	PCR[3]	AF0 AF1 AF2 AF3	GPIO[3] E0UC[3] — CS4_0	SIUL eMIOS_0 — DSPI_0	I/O I/O — I/O	S	Tristate	43	68	
		_	EIRQ[0] ADC1_S[0]	SIUL ADC						
PA[4]	PCR[4]	AF0 AF1 AF2 AF3	GPIO[4] E0UC[4] — CS0_1 WKPU[9] <sup>(3)</sup>	SIUL eMIOS_0 — DSPI_1 WKPU	I/O I/O - I/O -	S	Tristate	20	29	
PA[5]	PCR[5]	AF0 AF1 AF2 AF3	GPIO[5] E0UC[5] — —	SIUL eMIOS_0 —	I/O I/O —	М	Tristate	51	79	
PA[6]	PCR[6]	AF0 AF1 AF2 AF3	GPIO[6] E0UC[6] — CS1_1 EIRQ[1]	SIUL eMIOS_0 — DSPI_1 SIUL	I/O I/O — I/O —	Ø	Tristate	52	80	
PA[7]	PCR[7]	AF0 AF1 AF2 AF3 —	GPIO[7] E0UC[7] EIRQ[2] ADC1_S[1]	SIUL eMIOS_0 — — SIUL ADC	I/O I/O — — I	S	Tristate	44	71	
PA[8]	PCR[8]	AF0 AF1 AF2 AF3 — N/A <sup>(5)</sup>	GPIO[8] E0UC[8] E0UC[14] — EIRQ[3] ABS[0]	SIUL eMIOS_0 eMIOS_0  SIUL BAM	I/O I/O — — —	Ø	Input, weak pull-up	45	72	
PA[9]	PCR[9]	AF0 AF1 AF2 AF3 N/A <sup>(5)</sup>	GPIO[9] E0UC[9] — CS2_1 FAB	SIUL eMIOS_0 — DSPI_1 BAM	I/O I/O — I/O I	S	Pull-down	46	73	



Table 6. Functional port pin descriptions (continued)

		Altamata			I/O	Dod	T ation	Pin nu	umber	
Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	direction (2)	Pad type	RESET configuration	LQFP64	LQFP100	
		AF0	GPIO[17]	SIUL	I/O					
		AF1	_	_	_					
PB[1]	PCR[17]	AF2	— —		_	S	Tristate	15	24	
		AF3	LINORX WKPU[4] <sup>(3)</sup>	LINFlex_0 WKPU	1					
		_	CANORX	FlexCAN_0						
		AF0	GPIO[18]	SIUL	I/O					
		AF1	LIN0TX	LINFlex_0	0				100	
PB[2]	PCR[18]	AF2	_	_	_	М	Tristate	64		
		AF3	_	_	_					
		AF0	GPIO[19]	SIUL	I/O					
	PCR[19]	AF1	_	_	_					
PB[3]		AF2	_	_	_	s	Tristate	1	1	
[-]		AF3	—	_	_				-	
		_	WKPU[11] <sup>(3)</sup>	WKPU	I					
			LIN0RX	LINFlex_0	I				ļ	
		AF0	GPIO[20]	SIUL	I	ı			50	
DD(4)	DODICOL	AF1	_	_	_		<b>-</b>			
PB[4]	PCR[20]	AF2 AF3	_	_	_		Tristate	32		
		— AF3	— ADC1_P[0]	ADC	_ 					
		AF0 AF1	GPIO[21]	SIUL	I					
PB[5]	PCR[21]	AF1			_	ı	Tristate	35	53	
i D[J]	1 011[21]	AF3	_	_	_	'	mstate	33	55	
		_	ADC1_P[1]	ADC	1					
		AF0	GPIO[22]	SIUL	I					
		AF1	_	_	_					
PB[6]	PCR[22]	AF2	_	_	_	- 1	Tristate	36	54	
		AF3	_	_	_					
		_	ADC1_P[2]	ADC	I					
		AF0	GPIO[23]	SIUL	1					
	PCR[23]	AF1	_	_	_					
PB[7]		AF2	_	_	_	I	Tristate	37	55	
		AF3	— — — — — — — — — — — — — — — — — — —	— ADO						
		_	ADC1_P[3]	ADC	I					

# 4 Electrical characteristics

### 4.1 Introduction

This section contains electrical characteristics of the device as well as temperature and power considerations.

This product contains devices to protect the inputs against damage due to high static voltages. However, it is advisable to take precautions to avoid application of any voltage higher than the specified maximum rated voltages.

To enhance reliability, unused inputs can be driven to an appropriate logic voltage level ( $V_{DD}$  or  $V_{SS}$ ). This can be done by the internal pull-up or pull-down, which is provided by the product for most general purpose pins.

The parameters listed in the following tables represent the characteristics of the device and its demands on the system.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol "CC" for Controller Characteristics is included in the Symbol column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol "SR" for System Requirement is included in the Symbol column.

## 4.2 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the classifications listed in *Table 7* are used and the parameters are tagged accordingly in the tables where appropriate.

Table 7. Parameter classifications

Classification tag	Tag description
Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

Note: The classification is shown in the column labeled "C" in the parameter tables where appropriate.

## 4.6 Thermal characteristics

# 4.6.1 Package thermal characteristics

Table 14. LQFP thermal characteristics<sup>(1)</sup>

Sym	bol	С	Parameter	Conditions <sup>(2)</sup>		Value	Unit					
				Cingle lover board 10	LQFP64	72.1						
В	СС		Thermal resistance, junction-to-ambient natural	Single-layer board —1s	LQFP100	65.2	°C/W					
$R_{\theta JA}$	CC	ט	convection <sup>(3)</sup>	Four-layer board — 2s2p	LQFP64	57.3	C/VV					
				rour-layer board — 252p	LQFP100	51.8						
В	CC	_	Thermal resistance, junction-to-board <sup>(4)</sup>	Four-layer board — 2s2p	LQFP64	44.1	°C/W					
$R_{\theta JB}$	CC	ט	Thermal resistance, junction-to-board	rour-layer board — 252p	LQFP100	41.3	C/VV					
			Thermal resistance, junction-to-case <sup>(5)</sup>	Single layer board 1a	LQFP64	26.5	°C/W					
ь		Ь		Single-layer board — 1s	LQFP100	23.9						
$R_{\theta JC}$	CC	ט	Thermal resistance, junction-to-case	Four-layer board — 2s2p	LQFP64	26.2						
				rour-layer board — 252p	LQFP100	23.7						
				Single-layer board — 1s	LQFP64	41						
$\Psi_{JB}$	СС	_				Junction-to-board thermal characterization	Single-layer board — 15	LQFP100	41.6	0000		
T JB	CC		parameter, natural convection	Four-layer board — 2s2p	LQFP64	43	°C/W					
				rour-layer board — 252p	LQFP100	43.4						
				Single-layer board — 1s	LQFP64	11.5	0000					
M	W   00		Junction-to-case thermal characterization	Single-layer board — 15	LQFP100	10.4						
$\Psi_{\sf JC}$									parameter, natural convection	Four-layer board — 2s2p	LQFP64	11.1
				our-layer board — 252p	LQFP100	10.2						

<sup>1.</sup> Thermal characteristics are targets based on simulation that are subject to change per device characterization.

#### 4.6.2 Power considerations

The average chip-junction temperature,  $T_J$ , in degrees Celsius, may be calculated using *Equation 1*:

<sup>2.</sup>  $V_{DD}$  = 3.3 V ± 10% / 5.0 V ± 10%,  $T_A$  = -40 to 125 °C

<sup>3.</sup> Junction-to-ambient thermal resistance determined per JEDEC JESD51-3 and JESD51-7. Thermal test board meets JEDEC specification for this package. When Greek letters are not available, the symbols are typed as  $R_{thJA}$ .

Junction-to-board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package. When Greek letters are not available, the symbols are typed as R<sub>thJB</sub>.

Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is
used for the case temperature. Reported value includes the thermal resistance of the interface layer. When Greek letters
are not available, the symbols are typed as R<sub>thJC</sub>.




Figure 4. Input DC electrical characteristics definition

Table 15. I/O input DC electrical characteristics

Cumb	a.l	С	Dovomatav	Conditi	iono(1)		Value		Unit
Symb			Parameter	Conditi	ons.	Min	Тур	Max	Oiiit
			Input high level CMOS (Schmitt Trigger)	_		0.65V <sub>DD</sub>	_	V <sub>DD</sub> +0.4	V
			Input low level CMOS (Schmitt Trigger)	_		-0.4	_	0.35V <sub>DD</sub>	٧
V <sub>HYS</sub>	СС	С	Input hysteresis CMOS (Schmitt Trigger)	_		0.1V <sub>DD</sub>	_	_	٧
		D			T <sub>A</sub> = -40 °C	_	2	200	
		D			T <sub>A</sub> = 25 °C	_	2	200	
$I_{LKG}$	СС	D	Digital input leakage	No injection on adjacent pin	T <sub>A</sub> = 85 °C	_	5	300	nA
		D		,	T <sub>A</sub> = 105 °C	_	12	500	
		Р			T <sub>A</sub> = 125 °C	_	70	1000	
W <sub>FI</sub> <sup>(2)</sup>	SR	Р	Digital input filtered pulse	_		_	_	40	ns
W <sub>NFI</sub> <sup>(2)</sup>	SR	Р	Digital input not filtered pulse	_	_	1000	_	_	ns

<sup>1.</sup>  $V_{DD}$  = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%,  $T_A$  = -40 to 125 °C, unless otherwise specified

<sup>2.</sup> In the range from 40 to 1000 ns, pulses can be filtered or not filtered, according to operating temperature and voltage.

# 4.7.4 Output pin transition times

Table 19. Output pin transition times

Sv	Symbol		Parameter		Conditions <sup>(1)</sup>	Valu		9	Unit
Зу	iiiboi	0	raidilietei		Conditions	Min	Тур	Max	
		D		$C_{L} = 25  pF$		_	_	50	
		Т		C <sub>L</sub> = 50 pF	$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$	_	_	100	
	t <sub>tr</sub>   CC			C <sub>L</sub> = 100 pF	-	_	_	125	no
<sup>L</sup> tr			SLOW configuration	C <sub>L</sub> = 25 pF		_	_	50	ns
		Т	Γ	C <sub>L</sub> = 50 pF	$V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1$	_	_	100	
		D		C <sub>L</sub> = 100 pF		_	_	125	
		D		C <sub>L</sub> = 25 pF	V 5 0 V 4004 BABOVEV 0	_	_	- 10	
		Т		C <sub>L</sub> = 50 pF	V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0 SIUL.PCRx.SRC = 1	_	_	20	
	СС		Output transition time output	C <sub>L</sub> = 100 pF	0102.1 0110.0110 = 1	_	_	40	no
t <sub>tr</sub>		_		C <sub>L</sub> = 25 pF	V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	_	_	12	ns
		Т		C <sub>L</sub> = 50 pF		_	_	25	
		D		C <sub>L</sub> = 100 pF	-310L.FUNX.3NU = 1		—	40	

<sup>1.</sup>  $V_{DD}$  = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%,  $T_A$  = -40 to 125 °C, unless otherwise specified

# 4.7.5 I/O pad current specification

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a  $V_{DD}/V_{SS}$  supply pair as described in *Table 20*.

Table 21 provides I/O consumption figures.

In order to ensure device reliability, the average current of the I/O on a single segment should remain below the  $I_{AVGSEG}$  maximum value.

Table 20. I/O supply segment

Poekago		Supply	segment	
Package	1	2	3	4
LQFP100	pin 16 – pin 35	pin 37 – pin 69	pin 70 – pin 83	pin 84 – pin 15
LQFP64	pin 8 – pin 26	pin 28 – pin 55	pin 56 – pin 7	_

<sup>2.</sup>  $C_L$  includes device and package capacitances ( $C_{PKG}$  < 5 pF).

Symbol		C Parameter Cond		Conditions <sup>(1)</sup>	Sanditions(1)			Value		
		C	Farameter	Conditions		Min	Тур	Max	Unit	
	CC	Р			T <sub>A</sub> = 25 °C	_	30	100		
		D		Slow internal RC oscillator (128 kHz) running	T <sub>A</sub> = 55 °C	_	75	_		
I <sub>DDSTDBY</sub>		D	STANDBY mode current <sup>(9)</sup>		T <sub>A</sub> = 85 °C	_	180	700	μΑ	
		D			T <sub>A</sub> = 105 °C	_	315	1000		
		Р			T <sub>A</sub> = 125 °C		560	1700		

Table 26. Power consumption on VDD\_BV and VDD\_HV (continued)

- 1.  $V_{DD}$  = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%,  $T_A$  = -40 to 125 °C, unless otherwise specified
- 2. Running consumption does not include I/Os toggling which is highly dependent on the application. The given value is thought to be a worst case value with all peripherals running, and code fetched from code flash while modify operation ongoing on data flash. Notice that this value can be significantly reduced by application: switch off not used peripherals (default), reduce peripheral frequency through internal prescaler, fetch from RAM most used functions, use low power mode when possible.
- 3. Higher current may be sinked by device during power-up and standby exit. Please refer to in-rush average current on *Table 24*.
- 4. RUN current measured with typical application with accesses on both flash memory and SRAM.
- Only for the "P" classification: Code fetched from SRAM: serial IPs CAN and LIN in loop-back mode, DSPI as Master, PLL
  as system clock (3 x Multiplier) peripherals on (eMIOS/CTU/ADC) and running at maximum frequency, periodic SW/WDG
  timer reset enabled.
- 6. Data flash power down. Code flash in low power. SIRC (128 kHz) and FIRC (16 MHz) on. 10 MHz XTAL clock. FlexCAN: 0 ON (clocked but no reception or transmission). LINFlex: instances: 0, 1, 2 ON (clocked but no reception or transmission), instance: 3 clocks gated. eMIOS: instance: 0 ON (16 channels on PA[0]–PA[11] and PC[12]–PC[15]) with PWM 20 kHz, instance: 1 clock gated. DSPI: instance: 0 (clocked but no communication). RTC/API ON.PIT ON. STM ON. ADC ON but no conversion except 2 analog watchdogs.
- 7. Only for the "P" classification: No clock, FIRC (16 MHz) off, SIRC (128 kHz) on, PLL off, HPVreg off, ULPVreg/LPVreg on. All possible peripherals off and clock gated. Flash in power down mode.
- 8. When going from RUN to STOP mode and the core consumption is > 6 mA, it is normal operation for the main regulator module to be kept on by the on-chip current monitoring circuit. This is most likely to occur with junction temperatures exceeding 125 °C and under these circumstances, it is possible for the current to initially exceed the maximum STOP specification by up to 2 mA. After entering stop, the application junction temperature will reduce to the ambient level and the main regulator will be automatically switched off when the load current is below 6 mA.
- Only for the "P" classification: ULPVreg on, HP/LPVreg off, 16 KB SRAM on, device configured for minimum consumption, all possible modules switched off.

# 4.11 Flash memory electrical characteristics

The data flash operation depends strongly on the code flash operation. If code flash is switched-off, the data flash is disabled.

# 4.11.1 Program/Erase characteristics

Table 27 shows the program and erase characteristics.

Table 27. Program and erase specifications (code flash)

				Value				
Symbol		С	Parameter	Min	Typ <sup>(1)</sup>	Initial max <sup>(2)</sup>	Max <sup>(3)</sup>	Unit
t <sub>dwprogram</sub>	СС	О	Double word (64 bits) program time <sup>(4)</sup>		22	50	500	μs
t <sub>16Kpperase</sub>	СС	O	16 KB block preprogram and erase time		300	500	5000	ms



Nominal frequency (MHz)	NDK crystal reference	Crystal equivalent series resistance (ESR) Ω	Crystal motional capacitance (C <sub>m</sub> ) fF	Crystal motional inductance (L <sub>m</sub> ) mH	Load on xtalin/xtalout C <sub>1</sub> = C <sub>2</sub> (pF) <sup>(1)</sup>	Shunt capacitance between xtalout and xtalin C0 <sup>(2)</sup> (pF)
4	NX8045GB	300	2.68	591.0	21	2.93
8		300	2.46	160.7	17	3.01
10		150	2.93	86.6	15	2.91
12	NX5032GA	120	3.11	56.5	15	2.93
16		120	3.90	25.3	10	3.00

<sup>1.</sup> The values specified for C1 and C2 are the same as used in simulations. It should be ensured that the testing includes all the parasitics (from the board, probe, crystal, etc.) as the AC / transient behavior depends upon them.

<sup>2.</sup> The value of C0 specified here includes 2 pF additional capacitance for parasitics (to be seen with bond-pads, package, etc.).




Figure 10. Fast external crystal oscillator (4 to 16 MHz) timing diagram

Table 37. Fast external crystal oscillator (4 to 16 MHz) electrical characteristics

Symbol C Parar		Parameter	Conditions <sup>(1)</sup>	Value				
		C	raiametei	Conditions	Min	Тур	Max	Unit
f <sub>FXOSC</sub>	SR		Fast external crystal oscillator frequency	П	4.0		16.0	MHz

#### **Equation 10**

$$V_{A2} \bullet (C_S + C_{P1} + C_{P2} + C_F) = V_A \bullet C_F + V_{A1} \bullet (C_{P1} + C_{P2} + C_S)$$

The two transients above are not influenced by the voltage source that, due to the presence of the  $R_FC_F$  filter, is not able to provide the extra charge to compensate the voltage drop on  $C_S$  with respect to the ideal source  $V_A$ ; the time constant  $R_FC_F$  of the filter is very high with respect to the sampling time  $(t_S)$ . The filter is typically designed to act as anti-aliasing.




Figure 15. Spectral representation of input signal

Calling  $f_0$  the bandwidth of the source signal (and as a consequence the cut-off frequency of the anti-aliasing filter,  $f_F$ ), according to the Nyquist theorem the conversion rate  $f_C$  must be at least  $2f_0$ ; it means that the constant time of the filter is greater than or at least equal to twice the conversion period ( $t_c$ ). Again the conversion period  $t_c$  is longer than the sampling time  $t_s$ , which is just a portion of it, even when fixed channel continuous conversion mode is selected (fastest conversion rate at a specific channel): in conclusion it is evident that the time constant of the filter  $R_FC_F$  is definitively much higher than the sampling time  $t_s$ , so the charge level on  $C_S$  cannot be modified by the analog signal source during the time in which the sampling switch is closed.

The considerations above lead to impose new constraints on the external circuit, to reduce the accuracy error due to the voltage drop on  $C_S$ ; from the two charge balance equations above, it is simple to derive *Equation 11* between the ideal and real sampled voltage on  $C_S$ :

#### **Equation 11**

$$\frac{V_{A2}}{V_{A}} = \frac{C_{P1} + C_{P2} + C_{F}}{C_{P1} + C_{P2} + C_{F} + C_{S}}$$

From this formula, in the worst case (when  $V_A$  is maximum, that is for instance 5 V), assuming to accept a maximum error of half a count, a constraint is evident on  $C_F$  value:

577

# **Equation 12**

$$C_F > 2048 \bullet C_S$$

# 4.17.3 ADC electrical characteristics

Table 41. ADC input leakage current

Cum	Sumb al O		Parameter		Conditions			Value			
Symbol C F			Farameter					Max	Unit		
		С	·	T <sub>A</sub> = -40 °C		_	1	_			
	00	С	Innuit lookogo ouwont	T <sub>A</sub> = 25 °C	No current injection on adjacent nin	_	1	_			
I <sub>LKG</sub>	CC	С		T <sub>A</sub> = 105 °C	No current injection on adjacent pin	_	8	200	nA		
		Р		T <sub>A</sub> = 125 °C		_	45	400			

Table 42. ADC conversion characteristics

0		^	Damanatan	Conditions <sup>(1)</sup>		Value		11	
Symbo	)I	С	Parameter	Conditions	Min	Тур	Max	Unit	
V <sub>SS_ADC</sub>	SR	_	Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V <sub>SS</sub> ) <sup>(2)</sup>	_	-0.1	_	0.1	٧	
V <sub>DD_ADC</sub>	SR	_	Voltage on VDD_HV_ADC pin (ADC reference) with respect to ground (V <sub>SS</sub> )	_	V <sub>DD</sub> – 0.1	_	V <sub>DD</sub> + 0.1	V	
V <sub>AINx</sub>	SR	_	Analog input voltage <sup>(3)</sup>	_	V <sub>SS_ADC</sub> - 0.1	_	V <sub>DD_ADC</sub> + 0.1	٧	
f	SR	_	ADC analog frequency	$V_{DD} = 5.0 \text{ V}$	3.33	_	32 + 4%	MHz	
f <sub>ADC</sub>	SIT		ADO analog frequency	$V_{DD} = 3.3 \text{ V}$		_	20 + 4%	IVII IZ	
$\Delta_{ADC\_SYS}$	SR	_	ADC clock duty cycle (ipg_clk)	ADCLKSEL = 1 <sup>(4)</sup>	45	_	55	%	
t <sub>ADC_PU</sub>	SR		ADC power up delay	_	_	_	1.5	μs	
	CC		CC	Sampling time <sup>(5)</sup>	f <sub>ADC</sub> = 20 MHz, INPSAMP = 12	600	_	_	ns
		'	V <sub>DD</sub> = 3.3 V	f <sub>ADC</sub> = 3.33 MHz, INPSAMP = 255	_	_	76.2	μs	
t <sub>s</sub>			Sampling time <sup>(5)</sup>	f <sub>ADC</sub> = 24 MHz, INPSAMP = 13	500	_	_	ns	
			V <sub>DD</sub> = 5.0 V	f <sub>ADC</sub> = 3.33 MHz, INPSAMP = 255	_	_	76.2	μs	

Table 42. ADC conversion characteristics (continued)

O		^	Dama and an	0	tions <sup>(1)</sup>		Value		11
Symbo	ы	С	Parameter	Condi	Conditions		Тур	Max	Unit
		P	Conversion time <sup>(6)</sup>	f <sub>ADC</sub> = 20 MHz INPCMP = 0	,	2.4	_	_	
	CC	Р	V <sub>DD</sub> = 3.3 V	f <sub>ADC</sub> = 13.33 MHz, INPCMP = 0		_	_	3.6	μs
t <sub>c</sub>		Р	Conversion time <sup>(6)</sup>	f <sub>ADC</sub> = 32 MHz INPCMP = 0	,	1.5	_	_	110
		r	V <sub>DD</sub> = 5.0 V	f <sub>ADC</sub> = 13.33 M INPCMP = 0	Hz,	_	_	3.6	– µs
C <sub>S</sub>	СС	D	ADC input sampling capacitance	-	_		5		pF
C <sub>P1</sub>	СС	D	ADC input pin capacitance 1	-	_		3		pF
C <sub>P2</sub>	СС	D	ADC input pin capacitance 2	-	_		1		pF
C <sub>P3</sub>	СС	D	ADC input pin capacitance 3	_		1.5			pF
R <sub>SW1</sub>	СС	D	Internal resistance of analog source	-	_	_	_	1	kΩ
R <sub>SW2</sub>	СС	D	Internal resistance of analog source	-	_	_	_	2	kΩ
R <sub>AD</sub>	СС	D	Internal resistance of analog source	-	_	_	_	0.3	kΩ
				Current injection on	V <sub>DD</sub> = 3.3 V ± 10%	-5	_	5	
I <sub>INJ</sub>	SR	_	Input current Injection	one ADC input, different from the converted one	V <sub>DD</sub> = 5.0 V ± 10%	-5	_	5	mA
INLP	СС		Absolute Integral non- linearity-precise channels	No overload		_	1	3	LSB
INLX	СС	Т	Absolute Integral non- linearity-extended channels	No overload		_	1.5	5	LSB
DNL	СС	Т	Absolute Differential non-linearity	No overload		_	0.5	1	LSB
E <sub>O</sub>	СС	Т	Absolute Offset error	_		_	2		LSB
E <sub>G</sub>	СС	Т	Absolute Gain error	-	_	_	2	_	LSB
(7)		Р	Total unadjusted error	Without curren	t injection	-6		6	
TUEP <sup>(7)</sup>	CC	Т	for precise channels, input only pins	With current in	ection	-8		8	LSB

Table 43. On-chip peripherals current consumption<sup>(1)</sup> (continued)

Symbol		С	Parameter		Conditions	Typical value <sup>(2)</sup>	Unit
				Ballast static consumption (only clocked)		1	μΑ
I <sub>DD_BV(SPI)</sub>	CC	Т	SPI (DSPI) supply current on V <sub>DD_BV</sub>	Ballast dynamic consumption (continuous communication):  - Baudrate: 2 Mbit/s  - Transmission every 8 µs  - Frame: 16 bits		16 × f <sub>periph</sub>	μΑ
			ADC sweeth sweet as	V <sub>DD</sub> = 5.5 V	Ballast static consumption (no conversion)	41 × f <sub>periph</sub>	μΑ
I <sub>DD_BV(ADC)</sub>	CC	Т	ADC supply current on V <sub>DD_BV</sub>		Ballast dynamic consumption (continuous conversion) <sup>(3)</sup>	5 × f <sub>periph</sub>	μΑ
			ADC aupply aurrent on		Analog static consumption (no conversion)	2 × f <sub>periph</sub>	μΑ
I <sub>DD_HV_ADC(ADC)</sub>	CC	Т	ADC supply current on V <sub>DD_HV_ADC</sub>	V <sub>DD</sub> = 5.5 V	Analog dynamic consumption (continuous conversion)	75 × f <sub>periph</sub> + 32	μΑ
I <sub>DD_HV(FLASH)</sub>	СС	Т	CFlash + DFlash supply current on V <sub>DD_HV</sub>	+ DFlash supply on $V_{DD-HV}$ $V_{DD} = 5.5 \text{ V}$ —		8.21	mA
I <sub>DD_HV(PLL)</sub>	СС	Т	PLL supply current on V <sub>DD_HV</sub>	V <sub>DD</sub> = 5.5 V	_	$30 \times f_{periph}$	μΑ

<sup>1.</sup> Operating conditions:  $T_A = 25$  °C,  $f_{periph} = 8$  MHz to 48 MHz

# 4.18.2 DSPI characteristics

Table 44. DSPI characteristics<sup>(1)</sup>

No.	Symbo	hol		Symbol		Symbol C		Symbol C Parameter -		DSPIC	DSPI0/DSPI1		
NO.	No. Symbol			Faramete	rarameter		Тур	Max	Unit				
			D		Master mode (MTFE = 0)	125	_	_					
4		SR	D	SCK cycle time	Slave mode (MTFE = 0)	125	_	_	ns				
'	t <sub>SCK</sub> SR SCK cycle time	D	SON Cycle line	Master mode (MTFE = 1)	83	_	_	115					
			D	Slave mode (MTFE = 1)		83	_	_					
	f <sub>DSPI</sub>	SR	D	DSPI digital controller frequen	су			f <sub>CPU</sub>	MHz				

<sup>2.</sup>  $f_{periph}$  is an absolute value.

<sup>3.</sup> During the conversion, the total current consumption is given from the sum of the static and dynamic consumption, i.e.,  $(41 + 5) \times f_{periph}$ .

# 5.2.2 LQFP64




Figure 27. LQFP64 mechanical drawing

Table 47. LQFP64 mechanical data

Cumbal		mm			inches <sup>(1)</sup>	
Symbol	Min	Тур	Max	Min	Тур	Max
А	_	_	1.6	_	_	0.0630
A1	0.05	_	0.15	0.0020	_	0.0059
A2	1.35	1.4	1.45	0.0531	0.0551	0.0571
b	0.17	0.22	0.27	0.0067	0.0087	0.0106
С	0.09	_	0.2	0.0035	_	0.0079
D	11.8	12	12.2	0.4646	0.4724	0.4803
D1	9.8	10	10.2	0.3858	0.3937	0.4016
D3	_	7.5	_	_	0.2953	_
Е	11.8	12	12.2	0.4646	0.4724	0.4803
E1	9.8	10	10.2	0.3858	0.3937	0.4016
E3	_	7.5	_	_	0.2953	_
е	_	0.5	_	_	0.0197	_
L	0.45	0.6	0.75	0.0177	0.0236	0.0295
L1	_	1	_	_	0.0394	_

Table 50. Abbreviations (continued)

Abbreviation	Meaning
TDO	Test data output
TMS	Test mode select

# **Revision history**

Table 51 summarizes revisions to this document.

Table 51. Document revision history

Date	Revision	Changes
09-Jul-2009	1	Initial release.
18-Feb-2010	2	Updated the following tables: - Absolute maximum ratings - Low voltage power domain electrical characteristics; - On-chip peripherals current consumption - DSPI characteristics; - JTAG characteristics; - ADC conversion characteristics; Inserted a note on "Flash power supply DC characteristics" section.
10-Aug-2010	3	"Features" section: Updated information concerning eMIOS, ADC, LINFlex, Nexus and low power capabilities "Pictus 512K device comparison" table: updated the "Execution speed" row "Pictus 512K series block diagram" figure:  — updated max number of Crossbar Switches  — updated Legend "Pictus 512K series block summary" table: added contents concernig the eDMA block "LQFP100 pin configuration (top view)" figure:  — removed alternate functions  — updated supply pins "LQFP64 pin configuration (top view)" figure: removed alternate functions  Added "Pin muxing" section "NVUSRO register" section: Deleted "NVUSRO[WATCHDOG_EN] field description" section "Recommended operating conditions (3.3 V)" table:  — TV <sub>DD</sub> : deleted min value  — In footnote No. 3, changed capacitance value between V <sub>DD_BV</sub> and V <sub>SS_LV</sub> "Recommended operating conditions (5.0 V)" table: deleted TV <sub>DD</sub> min value "LQFP thermal characteristics" table: changed R <sub>θJC</sub> values "I/O input DC electrical characteristics" table:  — W <sub>FI</sub> : updated max value  — W <sub>NFI</sub> : updated min value "I/O consumption" table: removed I <sub>DYNSEG</sub> row Added "I/O weight" table "Program and erase specifications (Code Flash)" table: deleted T <sub>Bank_C</sub> row

Table 51. Document revision history (continued)

Date	Revision	Changes
16-Sep-2011	4 (cont.)	MEDIUM configuration output buffer electrical characteristics: changed "I <sub>OH</sub> = 100 μA" to "I <sub>OL</sub> = 100 μA" in V <sub>OL</sub> conditions I/O consumption: replaced instances of "Root medium square" with "Root mean square"  Updated section "Voltage regulator electrical characteristics": changed title (was "Voltage monitor electrical characteristics"); added a fifth LVD (LVDHV3B); added event status flag names found in RGM chapter of device reference manual to POR module and LVD descriptions; replaced instances of "Low voltage monitor" with "Low voltage detector"; deleted note referencing power domain No. 2 (this domain is not present on the device); updated electrical characteristics table  Updated and renamed section "Power consumption" (was previously section "Low voltage domain power consumption")  Program and erase specifications (code flash): updated symbols; updated t <sub>esus</sub> values  Updated Flash memory read access timing  EMI radiated emission measurement: updated S <sub>EMI</sub> values  Updated FMPLL electrical characteristics  Crystal oscillator and resonator connection scheme: inserted footnote about possibly requiring a series resistor  Fast internal RC oscillator (16 MHz) electrical characteristics: updated t <sub>FIRCSU</sub> values  Section "Input impedance and ADC accuracy": changed "V <sub>A</sub> /V <sub>A2</sub> " to "V <sub>A2</sub> /V <sub>A</sub> " in Equation 13  ADC conversion characteristics:  — updated conditions for sampling time V <sub>DD</sub> = 5.0 V  Updated Abbreviations  Removed Order codes tables.
01-Dec-2011	5	Replaced "TBD" with "8.21 mA" in I <sub>DD_HV(FLASH)</sub> cell of On-chip peripherals current consumption table

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com