



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | e200z0h   |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 48MHz   |
| Connectivity               | CANbus, LINbus, SPI, UART/USART   |
| Peripherals                | DMA, LVD, POR, PWM, WDT   |
| Number of I/O              | 45  |
| Program Memory Size        | 256KB (256K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 16K x 8   |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V   |
| Data Converters            | A/D 16x12b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 105°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 64-LQFP   |
| Supplier Device Package    | 64-LQFP (10x10)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/stmicroelectronics/spc560d40l1b4e0x">https://www.e-xfl.com/product-detail/stmicroelectronics/spc560d40l1b4e0x</a> |

Figure 3 shows the Pictus 512K in the LQFP64 package.




Figure 3. LQFP64 pin configuration (top view)

## 3.2 Pad configuration during reset phases

All pads have a fixed configuration under reset.

During the power-up phase, all pads are forced to tristate.

After power-up phase, all pads are forced to tristate with the following exceptions:

- PA[9] (FAB) is pull-down. Without external strong pull-up the device starts fetching from flash.
- PA[8] (ABS[0]) is pull-up.
- RESET pad is driven low. This is pull-up only after PHASE2 reset completion.
- JTAG pads (TCK, TMS and TDI) are pull-up while TDO remains tristate.
- Precise ADC pads (PB[7:4] and PD[11:0]) are left tristate (no output buffer available).
- Main oscillator pads (EXTAL, XTAL) are tristate.

## 3.3 Voltage supply pins

Voltage supply pins are used to provide power to the device. Two dedicated pins are used for 1.2 V regulator stabilization.

**Table 4. Voltage supply pin descriptions**

| Port pin | Function   | Pin number       |                        |
|----------|--|------------------|------------------------|
|          |  | LQFP64           | LQFP100                |
| VDD_HV   | Digital supply voltage   | 7, 28, 34, 56    | 15, 37, 52, 70, 84     |
| VSS_HV   | Digital ground   | 6, 8, 26, 33, 55 | 14, 16, 35, 51, 69, 83 |
| VDD_LV   | 1.2V decoupling pins. Decoupling capacitor must be connected between these pins and the nearest V <sub>SS_LV</sub> pin. <sup>(1)</sup> | 11, 23, 57       | 19, 32, 85             |
| VSS_LV   | 1.2V decoupling pins. Decoupling capacitor must be connected between these pins and the nearest V <sub>DD_LV</sub> pin. <sup>(1)</sup> | 10, 24, 58       | 18, 33, 86             |
| VDD_BV   | Internal regulator supply voltage  | 12               | 20                     |

1. A decoupling capacitor must be placed between each of the three VDD\_LV/VSS\_LV supply pairs to ensure stable voltage (see the recommended operating conditions in the device datasheet for details).

### 3.4 Pad types

In the device the following types of pads are available for system pins and functional port pins:

- S = Slow<sup>(a)</sup>
- M = Medium<sup>(a) (b)</sup>
- F = Fast<sup>(a) (b)</sup>
- I = Input only with analog feature<sup>(a)</sup>
- J = Input/Output ('S' pad) with analog feature
- X = Oscillator

### 3.5 System pins

The system pins are listed in [Table 5](#).

**Table 5. System pin descriptions**

| Port pin                  | Function   | I/O direction | Pad type | RESET configuration                   | Pin number |         |
|---------------------------|--|---------------|----------|---------------------------------------|------------|---------|
|                           |  |               |          |                                       | LQFP64     | LQFP100 |
| $\overline{\text{RESET}}$ | Bidirectional reset with Schmitt-Trigger characteristics and noise filter. | I/O           | M        | Input, weak pull-up only after PHASE2 | 9          | 17      |

- a. See the I/O pad electrical characteristics in the device datasheet for details.
- b. All medium and fast pads are in slow configuration by default at reset and can be configured as fast or medium (see the PCR[Src] description in the device reference manual).

Table 6. Functional port pin descriptions (continued)

| Port pin | PCR    | Alternate function <sup>(1)</sup>                   | Function   | Peripheral                                     | I/O direction <sup>(2)</sup>     | Pad type | RESET configuration | Pin number |         |
|----------|--------|---|--|--|----------------------------------|----------|---------------------|------------|---------|
|          |        |   |  |  |                                  |          |                     | LQFP64     | LQFP100 |
| PA[3]    | PCR[3] | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—                  | GPIO[3]<br>E0UC[3]<br>—<br>CS4_0<br>EIRQ[0]<br>ADC1_S[0]   | SIUL<br>eMIOS_0<br>—<br>DSPI_0<br>SIUL<br>ADC  | I/O<br>I/O<br>—<br>I/O<br>I<br>I | S        | Tristate            | 43         | 68      |
| PA[4]    | PCR[4] | AF0<br>AF1<br>AF2<br>AF3<br>—                       | GPIO[4]<br>E0UC[4]<br>—<br>CS0_1<br>WKPU[9] <sup>(3)</sup> | SIUL<br>eMIOS_0<br>—<br>DSPI_1<br>WKPU         | I/O<br>I/O<br>—<br>I/O<br>I      | S        | Tristate            | 20         | 29      |
| PA[5]    | PCR[5] | AF0<br>AF1<br>AF2<br>AF3                            | GPIO[5]<br>E0UC[5]<br>—<br>—                               | SIUL<br>eMIOS_0<br>—<br>—                      | I/O<br>I/O<br>—<br>—             | M        | Tristate            | 51         | 79      |
| PA[6]    | PCR[6] | AF0<br>AF1<br>AF2<br>AF3<br>—                       | GPIO[6]<br>E0UC[6]<br>—<br>CS1_1<br>EIRQ[1]                | SIUL<br>eMIOS_0<br>—<br>DSPI_1<br>SIUL         | I/O<br>I/O<br>—<br>I/O<br>I      | S        | Tristate            | 52         | 80      |
| PA[7]    | PCR[7] | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—                  | GPIO[7]<br>E0UC[7]<br>—<br>—<br>EIRQ[2]<br>ADC1_S[1]       | SIUL<br>eMIOS_0<br>—<br>—<br>SIUL<br>ADC       | I/O<br>I/O<br>—<br>—<br>I<br>I   | S        | Tristate            | 44         | 71      |
| PA[8]    | PCR[8] | AF0<br>AF1<br>AF2<br>AF3<br>—<br>N/A <sup>(5)</sup> | GPIO[8]<br>E0UC[8]<br>E0UC[14]<br>—<br>EIRQ[3]<br>ABS[0]   | SIUL<br>eMIOS_0<br>eMIOS_0<br>—<br>SIUL<br>BAM | I/O<br>I/O<br>—<br>—<br>I<br>I   | S        | Input, weak pull-up | 45         | 72      |
| PA[9]    | PCR[9] | AF0<br>AF1<br>AF2<br>AF3<br>N/A <sup>(5)</sup>      | GPIO[9]<br>E0UC[9]<br>—<br>CS2_1<br>FAB                    | SIUL<br>eMIOS_0<br>—<br>DSPI_1<br>BAM          | I/O<br>I/O<br>—<br>I/O<br>I      | S        | Pull-down           | 46         | 73      |

Table 6. Functional port pin descriptions (continued)

| Port pin | PCR     | Alternate function <sup>(1)</sup>  | Function   | Peripheral                                       | I/O direction <sup>(2)</sup> | Pad type | RESET configuration | Pin number |         |
|----------|---------|------------------------------------|--|--|------------------------------|----------|---------------------|------------|---------|
|          |         |                                    |  |  |                              |          |                     | LQFP64     | LQFP100 |
| PB[1]    | PCR[17] | AF0<br>AF1<br>AF2<br>AF3<br>—<br>— | GPIO[17]<br>—<br>—<br>LIN0RX<br>WKPU[4] <sup>(3)</sup><br>CAN0RX | SIUL<br>—<br>—<br>LINFlex_0<br>WKPU<br>FlexCAN_0 | I/O<br>—<br>—<br>I<br>I<br>I | S        | Tristate            | 15         | 24      |
| PB[2]    | PCR[18] | AF0<br>AF1<br>AF2<br>AF3           | GPIO[18]<br>LIN0TX<br>—<br>—                                     | SIUL<br>LINFlex_0<br>—<br>—                      | I/O<br>O<br>—<br>—           | M        | Tristate            | 64         | 100     |
| PB[3]    | PCR[19] | AF0<br>AF1<br>AF2<br>AF3<br>—<br>— | GPIO[19]<br>—<br>—<br>—<br>WKPU[11] <sup>(3)</sup><br>LIN0RX     | SIUL<br>—<br>—<br>—<br>WKPU<br>LINFlex_0         | I/O<br>—<br>—<br>—<br>I<br>I | S        | Tristate            | 1          | 1       |
| PB[4]    | PCR[20] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[20]<br>—<br>—<br>—<br>ADC1_P[0]                             | SIUL<br>—<br>—<br>—<br>ADC                       | I<br>—<br>—<br>—<br>I        | I        | Tristate            | 32         | 50      |
| PB[5]    | PCR[21] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[21]<br>—<br>—<br>—<br>ADC1_P[1]                             | SIUL<br>—<br>—<br>—<br>ADC                       | I<br>—<br>—<br>—<br>I        | I        | Tristate            | 35         | 53      |
| PB[6]    | PCR[22] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[22]<br>—<br>—<br>—<br>ADC1_P[2]                             | SIUL<br>—<br>—<br>—<br>ADC                       | I<br>—<br>—<br>—<br>I        | I        | Tristate            | 36         | 54      |
| PB[7]    | PCR[23] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[23]<br>—<br>—<br>—<br>ADC1_P[3]                             | SIUL<br>—<br>—<br>—<br>ADC                       | I<br>—<br>—<br>—<br>I        | I        | Tristate            | 37         | 55      |

Table 6. Functional port pin descriptions (continued)

| Port pin | PCR     | Alternate function <sup>(1)</sup> | Function                | Peripheral | I/O direction <sup>(2)</sup> | Pad type | RESET configuration | Pin number |         |
|----------|---------|-----------------------------------|-------------------------|------------|------------------------------|----------|---------------------|------------|---------|
|          |         |                                   |                         |            |                              |          |                     | LQFP64     | LQFP100 |
| PB[8]    | PCR[24] | AF0                               | GPIO[24]                | SIUL       | I                            | I        | Tristate            | 30         | 39      |
|          |         | AF1                               | —                       | —          | —                            |          |                     |            |         |
|          |         | AF2                               | —                       | —          | —                            |          |                     |            |         |
|          |         | AF3                               | —                       | —          | —                            |          |                     |            |         |
|          |         | —                                 | ADC1_S[4]               | ADC        | I                            |          |                     |            |         |
| PB[9]    | PCR[25] | —                                 | WKPU[25] <sup>(3)</sup> | WKPU       | I                            | I        | Tristate            | 29         | 38      |
|          |         | AF0                               | GPIO[25]                | SIUL       | I                            |          |                     |            |         |
|          |         | AF1                               | —                       | —          | —                            |          |                     |            |         |
|          |         | AF2                               | —                       | —          | —                            |          |                     |            |         |
|          |         | AF3                               | —                       | —          | —                            |          |                     |            |         |
| PB[10]   | PCR[26] | —                                 | ADC1_S[5]               | ADC        | I                            | J        | Tristate            | 31         | 40      |
|          |         | —                                 | WKPU[26] <sup>(3)</sup> | WKPU       | I                            |          |                     |            |         |
|          |         | AF0                               | GPIO[26]                | SIUL       | I/O                          |          |                     |            |         |
|          |         | AF1                               | —                       | —          | —                            |          |                     |            |         |
|          |         | AF2                               | —                       | —          | —                            |          |                     |            |         |
| PB[11]   | PCR[27] | AF3                               | —                       | —          | —                            | J        | Tristate            | 38         | 59      |
|          |         | —                                 | ADC1_S[6]               | ADC        | I                            |          |                     |            |         |
|          |         | —                                 | WKPU[8] <sup>(3)</sup>  | WKPU       | I                            |          |                     |            |         |
|          |         | AF0                               | GPIO[27]                | SIUL       | I/O                          |          |                     |            |         |
|          |         | AF1                               | E0UC[3]                 | eMIOS_0    | I/O                          |          |                     |            |         |
| PB[12]   | PCR[28] | AF2                               | —                       | —          | —                            | J        | Tristate            | 39         | 61      |
|          |         | AF3                               | CS0_0                   | DSPI_0     | I/O                          |          |                     |            |         |
|          |         | —                                 | ADC1_S[12]              | ADC        | I                            |          |                     |            |         |
|          |         | AF0                               | GPIO[28]                | SIUL       | I/O                          |          |                     |            |         |
|          |         | AF1                               | E0UC[4]                 | eMIOS_0    | I/O                          |          |                     |            |         |
| PB[13]   | PCR[29] | AF2                               | —                       | —          | —                            | J        | Tristate            | 40         | 63      |
|          |         | AF3                               | CS1_0                   | DSPI_0     | O                            |          |                     |            |         |
|          |         | —                                 | ADC1_X[0]               | ADC        | I                            |          |                     |            |         |
|          |         | AF0                               | GPIO[29]                | SIUL       | I/O                          |          |                     |            |         |
|          |         | AF1                               | E0UC[5]                 | eMIOS_0    | I/O                          |          |                     |            |         |
| PB[14]   | PCR[30] | AF2                               | —                       | —          | —                            | J        | Tristate            | 41         | 65      |
|          |         | AF3                               | CS2_0                   | DSPI_0     | O                            |          |                     |            |         |
|          |         | —                                 | ADC1_X[1]               | ADC        | I                            |          |                     |            |         |
|          |         | AF0                               | GPIO[30]                | SIUL       | I/O                          |          |                     |            |         |
|          |         | AF1                               | E0UC[6]                 | eMIOS_0    | I/O                          |          |                     |            |         |
| PB[14]   | PCR[30] | AF2                               | —                       | —          | —                            | J        | Tristate            | 41         | 65      |
|          |         | AF3                               | CS3_0                   | DSPI_0     | O                            |          |                     |            |         |
|          |         | —                                 | ADC1_X[2]               | ADC        | I                            |          |                     |            |         |

Table 6. Functional port pin descriptions (continued)

| Port pin | PCR     | Alternate function <sup>(1)</sup> | Function  | Peripheral                            | I/O direction <sup>(2)</sup> | Pad type | RESET configuration | Pin number |         |
|----------|---------|-----------------------------------|---|---------------------------------------|------------------------------|----------|---------------------|------------|---------|
|          |         |                                   |   |                                       |                              |          |                     | LQFP64     | LQFP100 |
| PD[6]    | PCR[54] | AF0<br>AF1<br>AF2<br>AF3<br>—     | GPIO[54]<br>—<br>—<br>—<br>ADC1_P[10]           | SIUL<br>—<br>—<br>—<br>ADC            | I<br>—<br>—<br>—<br>I        | I        | Tristate            | —          | 47      |
| PD[7]    | PCR[55] | AF0<br>AF1<br>AF2<br>AF3<br>—     | GPIO[55]<br>—<br>—<br>—<br>ADC1_P[11]           | SIUL<br>—<br>—<br>—<br>ADC            | I<br>—<br>—<br>—<br>I        | I        | Tristate            | —          | 48      |
| PD[8]    | PCR[56] | AF0<br>AF1<br>AF2<br>AF3<br>—     | GPIO[56]<br>—<br>—<br>—<br>ADC1_P[12]           | SIUL<br>—<br>—<br>—<br>ADC            | I<br>—<br>—<br>—<br>I        | I        | Tristate            | —          | 49      |
| PD[9]    | PCR[57] | AF0<br>AF1<br>AF2<br>AF3<br>—     | GPIO[57]<br>—<br>—<br>—<br>ADC1_P[13]           | SIUL<br>—<br>—<br>—<br>ADC            | I<br>—<br>—<br>—<br>I        | I        | Tristate            | —          | 56      |
| PD[10]   | PCR[58] | AF0<br>AF1<br>AF2<br>AF3<br>—     | GPIO[58]<br>—<br>—<br>—<br>ADC1_P[14]           | SIUL<br>—<br>—<br>—<br>ADC            | I<br>—<br>—<br>—<br>I        | I        | Tristate            | —          | 57      |
| PD[11]   | PCR[59] | AF0<br>AF1<br>AF2<br>AF3<br>—     | GPIO[59]<br>—<br>—<br>—<br>ADC1_P[15]           | SIUL<br>—<br>—<br>—<br>ADC            | I<br>—<br>—<br>—<br>I        | I        | Tristate            | —          | 58      |
| PD[12]   | PCR[60] | AF0<br>AF1<br>AF2<br>AF3<br>—     | GPIO[60]<br>CS5_0<br>E0UC[24]<br>—<br>ADC1_S[8] | SIUL<br>DSPI_0<br>eMIOS_0<br>—<br>ADC | I/O<br>O<br>I/O<br>—<br>I    | J        | Tristate            | —          | 60      |
| PD[13]   | PCR[61] | AF0<br>AF1<br>AF2<br>AF3<br>—     | GPIO[61]<br>CS0_1<br>E0UC[25]<br>—<br>ADC1_S[9] | SIUL<br>DSPI_1<br>eMIOS_0<br>—<br>ADC | I/O<br>I/O<br>I/O<br>—<br>I  | J        | Tristate            | —          | 62      |

Table 6. Functional port pin descriptions (continued)

| Port pin      | PCR     | Alternate function <sup>(1)</sup>  | Function   | Peripheral                                  | I/O direction <sup>(2)</sup>   | Pad type | RESET configuration | Pin number |         |
|---------------|---------|------------------------------------|--|---|--------------------------------|----------|---------------------|------------|---------|
|               |         |                                    |  |   |                                |          |                     | LQFP64     | LQFP100 |
| PD[14]        | PCR[62] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[62]<br>CS1_1<br>E0UC[26]<br>—<br>ADC1_S[10]         | SIUL<br>DSPI_1<br>eMIOS_0<br>—<br>ADC       | I/O<br>O<br>I/O<br>—<br>I      | J        | Tristate            | —          | 64      |
| PD[15]        | PCR[63] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[63]<br>CS2_1<br>E0UC[27]<br>—<br>ADC1_S[11]         | SIUL<br>DSPI_1<br>eMIOS_0<br>—<br>ADC       | I/O<br>O<br>I/O<br>—<br>I      | J        | Tristate            | —          | 66      |
| <b>Port E</b> |         |                                    |  |   |                                |          |                     |            |         |
| PE[0]         | PCR[64] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[64]<br>E0UC[16]<br>—<br>—<br>WKPU[6] <sup>(3)</sup> | SIUL<br>eMIOS_0<br>—<br>—<br>WKPU           | I/O<br>I/O<br>—<br>—<br>I      | S        | Tristate            | —          | 6       |
| PE[1]         | PCR[65] | AF0<br>AF1<br>AF2<br>AF3           | GPIO[65]<br>E0UC[17]<br>—<br>—                           | SIUL<br>eMIOS_0<br>—<br>—                   | I/O<br>I/O<br>—<br>—           | M        | Tristate            | —          | 8       |
| PE[2]         | PCR[66] | AF0<br>AF1<br>AF2<br>AF3<br>—<br>— | GPIO[66]<br>E0UC[18]<br>—<br>—<br>EIRQ[21]<br>SIN_1      | SIUL<br>eMIOS_0<br>—<br>—<br>SIUL<br>DSPI_1 | I/O<br>I/O<br>—<br>—<br>I<br>I | M        | Tristate            | —          | 89      |
| PE[3]         | PCR[67] | AF0<br>AF1<br>AF2<br>AF3           | GPIO[67]<br>E0UC[19]<br>SOUT_1<br>—                      | SIUL<br>eMIOS_0<br>DSPI_1<br>—              | I/O<br>I/O<br>O<br>—           | M        | Tristate            | —          | 90      |
| PE[4]         | PCR[68] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[68]<br>E0UC[20]<br>SCK_1<br>—<br>EIRQ[9]            | SIUL<br>eMIOS_0<br>DSPI_1<br>—<br>SIUL      | I/O<br>I/O<br>I/O<br>—<br>I    | M        | Tristate            | —          | 93      |
| PE[5]         | PCR[69] | AF0<br>AF1<br>AF2<br>AF3           | GPIO[69]<br>E0UC[21]<br>CS0_1<br>MA[2]                   | SIUL<br>eMIOS_0<br>DSPI_1<br>ADC            | I/O<br>I/O<br>I/O<br>O         | M        | Tristate            | —          | 94      |



## 4.5 Recommended operating conditions

**Table 12. Recommended operating conditions (3.3 V)**

| Symbol                             |    | C | Parameter   | Conditions                  | Value                 |  | Unit |
|------------------------------------|----|---|---|-----------------------------|-----------------------|--|------|
|                                    |    |   |   |                             | Min                   | Max                                    |      |
| V <sub>SS</sub>                    | SR | — | Digital ground on VSS_HV pins   | —                           | 0                     | 0                                      | V    |
| V <sub>DD</sub> <sup>(1)</sup>     | SR | — | Voltage on VDD_HV pins with respect to ground (V <sub>SS</sub> )                              | —                           | 3.0                   | 3.6                                    | V    |
| V <sub>SS_LV</sub> <sup>(2)</sup>  | SR | — | Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V <sub>SS</sub> ) | —                           | V <sub>SS</sub> – 0.1 | V <sub>SS</sub> + 0.1                  | V    |
| V <sub>DD_BV</sub> <sup>(3)</sup>  | SR | — | Voltage on VDD_BV pin (regulator supply) with respect to ground (V <sub>SS</sub> )            | —                           | 3.0                   | 3.6                                    | V    |
|                                    |    |   |   | Relative to V <sub>DD</sub> | V <sub>DD</sub> – 0.1 | V <sub>DD</sub> + 0.1                  |      |
| V <sub>SS_ADC</sub>                | SR | — | Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V <sub>SS</sub> )           | —                           | V <sub>SS</sub> – 0.1 | V <sub>SS</sub> + 0.1                  | V    |
| V <sub>DD_ADC</sub> <sup>(4)</sup> | SR | — | Voltage on VDD_HV_ADC pin (ADC reference) with respect to ground (V <sub>SS</sub> )           | —                           | 3.0 <sup>(5)</sup>    | 3.6                                    | V    |
|                                    |    |   |   | Relative to V <sub>DD</sub> | V <sub>DD</sub> – 0.1 | V <sub>DD</sub> + 0.1                  |      |
| V <sub>IN</sub>                    | SR | — | Voltage on any GPIO pin with respect to ground (V <sub>SS</sub> )                             | —                           | V <sub>SS</sub> – 0.1 | —                                      | V    |
|                                    |    |   |   | Relative to V <sub>DD</sub> | —                     | V <sub>DD</sub> + 0.1                  |      |
| I <sub>INJPAD</sub>                | SR | — | Injected input current on any pin during overload condition                                   | —                           | –5                    | 5                                      | mA   |
| I <sub>INJSUM</sub>                | SR | — | Absolute sum of all injected input currents during overload condition                         | —                           | –50                   | 50                                     | mA   |
| TV <sub>DD</sub>                   | SR | — | V <sub>DD</sub> slope to ensure correct power up <sup>(6)</sup>                               | —                           | 3.0 <sup>(7)</sup>    | 250 × 10 <sup>3</sup><br>(0.25 [V/μs]) | V/s  |

1. 100 nF capacitance needs to be provided between each  $V_{DD}/V_{SS}$  pair.
2. 330 nF capacitance needs to be provided between each  $V_{DD\_LV}/V_{SS\_LV}$  supply pair.
3. 470 nF capacitance needs to be provided between  $V_{DD\_BV}$  and the nearest  $V_{SS\_LV}$  (higher value may be needed depending on external regulator characteristics).
4. 100 nF capacitance needs to be provided between  $V_{DD\_ADC}/V_{SS\_ADC}$  pair.
5. Full electrical specification cannot be guaranteed when voltage drops below 3.0 V. In particular, ADC electrical characteristics and I/Os DC electrical specification may not be guaranteed. When voltage drops below  $V_{LVDHVL}$ , device is reset.
6. Guaranteed by device validation
7. Minimum value of  $TV_{DD}$  must be guaranteed until  $V_{DD}$  reaches 2.6 V (maximum value of  $V_{PORH}$ )

**Table 13. Recommended operating conditions (5.0 V)**

| Symbol                         |    | C | Parameter  | Conditions | Value |     | Unit |
|--------------------------------|----|---|--|------------|-------|-----|------|
|                                |    |   |  |            | Min   | Max |      |
| V <sub>SS</sub>                | SR | — | Digital ground on VSS_HV pins                                    | —          | 0     | 0   | V    |
| V <sub>DD</sub> <sup>(1)</sup> | SR | — | Voltage on VDD_HV pins with respect to ground (V <sub>SS</sub> ) | —          | 4.5   | 5.5 | V    |
|                                |    |   | Voltage drop <sup>(2)</sup>                                      | 3.0        | 5.5   |     |      |

## 4.6 Thermal characteristics

### 4.6.1 Package thermal characteristics

**Table 14. LQFP thermal characteristics<sup>(1)</sup>**

| Symbol           | C  | Parameter   | Conditions <sup>(2)</sup> | Value   | Unit |      |
|------------------|----|---|---------------------------|---------|------|------|
| R <sub>θJA</sub> | CC | D Thermal resistance, junction-to-ambient natural convection <sup>(3)</sup> | Single-layer board — 1s   | LQFP64  | 72.1 | °C/W |
|                  |    |   |                           | LQFP100 | 65.2 |      |
|                  |    |   | Four-layer board — 2s2p   | LQFP64  | 57.3 |      |
|                  |    |   |                           | LQFP100 | 51.8 |      |
| R <sub>θJB</sub> | CC | D Thermal resistance, junction-to-board <sup>(4)</sup>                      | Four-layer board — 2s2p   | LQFP64  | 44.1 | °C/W |
|                  |    |   |                           | LQFP100 | 41.3 |      |
| R <sub>θJC</sub> | CC | D Thermal resistance, junction-to-case <sup>(5)</sup>                       | Single-layer board — 1s   | LQFP64  | 26.5 | °C/W |
|                  |    |   |                           | LQFP100 | 23.9 |      |
|                  |    |   | Four-layer board — 2s2p   | LQFP64  | 26.2 |      |
|                  |    |   |                           | LQFP100 | 23.7 |      |
| Ψ <sub>JB</sub>  | CC | D Junction-to-board thermal characterization parameter, natural convection  | Single-layer board — 1s   | LQFP64  | 41   | °C/W |
|                  |    |   |                           | LQFP100 | 41.6 |      |
|                  |    |   | Four-layer board — 2s2p   | LQFP64  | 43   |      |
|                  |    |   |                           | LQFP100 | 43.4 |      |
| Ψ <sub>JC</sub>  | CC | D Junction-to-case thermal characterization parameter, natural convection   | Single-layer board — 1s   | LQFP64  | 11.5 | °C/W |
|                  |    |   |                           | LQFP100 | 10.4 |      |
|                  |    |   | Four-layer board — 2s2p   | LQFP64  | 11.1 |      |
|                  |    |   |                           | LQFP100 | 10.2 |      |

1. Thermal characteristics are targets based on simulation that are subject to change per device characterization.

2.  $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$ ,  $T_A = -40$  to  $125 \text{ }^{\circ}\text{C}$

3. Junction-to-ambient thermal resistance determined per JEDEC JESD51-3 and JESD51-7. Thermal test board meets JEDEC specification for this package. When Greek letters are not available, the symbols are typed as  $R_{thJA}$ .

4. Junction-to-board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package. When Greek letters are not available, the symbols are typed as  $R_{thJB}$ .

5. Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer. When Greek letters are not available, the symbols are typed as  $R_{thJC}$ .

### 4.6.2 Power considerations

The average chip-junction temperature,  $T_J$ , in degrees Celsius, may be calculated using [Equation 1](#):

### 4.7.3 I/O output DC characteristics

The following tables provide DC characteristics for bidirectional pads:

- [Table 16](#) provides weak pull figures. Both pull-up and pull-down resistances are supported.
- [Table 17](#) provides output driver characteristics for I/O pads when in SLOW configuration.
- [Table 18](#) provides output driver characteristics for I/O pads when in MEDIUM configuration.

**Table 16. I/O pull-up/pull-down DC electrical characteristics**

| Symbol           |    | C                          | Parameter                                | Conditions <sup>(1)</sup>   |             | Value |     |     | Unit |
|------------------|----|----------------------------|--|---|-------------|-------|-----|-----|------|
|                  |    |                            |  |   |             | Min   | Typ | Max |      |
| I <sub>WPU</sub> | CC | P                          | Weak pull-up current<br>absolute value   | V <sub>IN</sub> = V <sub>IL</sub> , V <sub>DD</sub> = 5.0 V ± 10% | PAD3V5V = 0 | 10    | —   | 150 | μA   |
|                  |    | PAD3V5V = 1 <sup>(2)</sup> |  |   | 10          | —     | 250 |     |      |
|                  |    | P                          |  | V <sub>IN</sub> = V <sub>IL</sub> , V <sub>DD</sub> = 3.3 V ± 10% | PAD3V5V = 1 | 10    | —   | 150 |      |
| I <sub>WPD</sub> | CC | P                          | Weak pull-down current<br>absolute value | V <sub>IN</sub> = V <sub>IH</sub> , V <sub>DD</sub> = 5.0 V ± 10% | PAD3V5V = 0 | 10    | —   | 150 | μA   |
|                  |    | PAD3V5V = 1 <sup>(2)</sup> |  |   | 10          | —     | 250 |     |      |
|                  |    | P                          |  | V <sub>IN</sub> = V <sub>IH</sub> , V <sub>DD</sub> = 3.3 V ± 10% | PAD3V5V = 1 | 10    | —   | 150 |      |

1. V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified.

2. The configuration PAD3V5 = 1 when V<sub>DD</sub> = 5 V is only a transient configuration during power-up. All pads but RESET are configured in input or in high impedance state.

**Table 17. SLOW configuration output buffer electrical characteristics**

| Symbol          | C  | Parameter |           | Conditions <sup>(1)</sup>   | Value                 |     |                    | Unit |
|-----------------|----|-----------|-----------|---|-----------------------|-----|--------------------|------|
|                 |    |           |           |   | Min                   | Typ | Max                |      |
| V <sub>OH</sub> | CC | P         | Push Pull | I <sub>OH</sub> = -2 mA,<br>V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0<br>(recommended) | 0.8V <sub>DD</sub>    | —   | —                  | V    |
|                 |    | C         |           | I <sub>OH</sub> = -2 mA,<br>V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 1 <sup>(2)</sup>   | 0.8V <sub>DD</sub>    | —   | —                  |      |
|                 |    | C         |           | I <sub>OH</sub> = -1 mA,<br>V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1<br>(recommended) | V <sub>DD</sub> - 0.8 | —   | —                  |      |
| V <sub>OL</sub> | CC | P         | Push Pull | I <sub>OL</sub> = 2 mA,<br>V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0<br>(recommended)  | —                     | —   | 0.1V <sub>DD</sub> | V    |
|                 |    | C         |           | I <sub>OL</sub> = 2 mA,<br>V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 1 <sup>(2)</sup>    | —                     | —   | 0.1V <sub>DD</sub> |      |
|                 |    | C         |           | I <sub>OL</sub> = 1 mA,<br>V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1<br>(recommended)  | —                     | —   | 0.5                |      |

1. V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified

Table 22. I/O weight<sup>(1)</sup> (continued)

| Pad    | LQFP100/LQFP64         |         |              |         |
|--------|------------------------|---------|--------------|---------|
|        | Weight 5 V             |         | Weight 3.3 V |         |
|        | SRC <sup>(2)</sup> = 0 | SRC = 1 | SRC = 0      | SRC = 1 |
| PD[7]  | 1%                     | 1%      | 1%           | 1%      |
| PD[8]  | 1%                     | 1%      | 1%           | 1%      |
| PB[4]  | 1%                     | 1%      | 1%           | 1%      |
| PB[5]  | 1%                     | 1%      | 1%           | 1%      |
| PB[6]  | 1%                     | 1%      | 1%           | 1%      |
| PB[7]  | 1%                     | 1%      | 1%           | 1%      |
| PD[9]  | 1%                     | 1%      | 1%           | 1%      |
| PD[10] | 1%                     | 1%      | 1%           | 1%      |
| PD[11] | 1%                     | 1%      | 1%           | 1%      |
| PB[11] | 9%                     | 9%      | 11%          | 11%     |
| PD[12] | 8%                     | 8%      | 10%          | 10%     |
| PB[12] | 8%                     | 8%      | 10%          | 10%     |
| PD[13] | 8%                     | 8%      | 9%           | 9%      |
| PB[13] | 8%                     | 8%      | 9%           | 9%      |
| PD[14] | 7%                     | 7%      | 9%           | 9%      |
| PB[14] | 7%                     | 7%      | 8%           | 8%      |
| PD[15] | 7%                     | 7%      | 8%           | 8%      |
| PB[15] | 6%                     | 6%      | 7%           | 7%      |
| PA[3]  | 6%                     | 6%      | 7%           | 7%      |
| PA[7]  | 4%                     | 4%      | 5%           | 5%      |
| PA[8]  | 4%                     | 4%      | 5%           | 5%      |
| PA[9]  | 4%                     | 4%      | 5%           | 5%      |
| PA[10] | 5%                     | 5%      | 6%           | 6%      |
| PA[11] | 5%                     | 5%      | 6%           | 6%      |
| PE[12] | 5%                     | 5%      | 6%           | 6%      |
| PC[3]  | 5%                     | 5%      | 6%           | 6%      |
| PC[2]  | 5%                     | 7%      | 6%           | 6%      |
| PA[5]  | 5%                     | 6%      | 5%           | 6%      |
| PA[6]  | 4%                     | 4%      | 5%           | 5%      |
| PC[1]  | 5%                     | 17%     | 4%           | 12%     |
| PC[0]  | 6%                     | 9%      | 7%           | 8%      |
| PE[2]  | 7%                     | 10%     | 8%           | 9%      |

Table 24. Voltage regulator electrical characteristics

| Symbol                 | C  | Parameter  | Conditions <sup>(1)</sup>   | Value              |                    |                    | Unit |
|------------------------|----|--|---|--------------------|--------------------|--------------------|------|
|                        |    |  |   | Min                | Typ                | Max                |      |
| C <sub>REGn</sub>      | SR | Internal voltage regulator external capacitance                              | —   | 200                | —                  | 500                | nF   |
| R <sub>REG</sub>       | SR | Stability capacitor equivalent serial resistance                             | Range:<br>10 kHz to 20 MHz  | —                  | —                  | 0.2                | Ω    |
| C <sub>DEC1</sub>      | SR | Decoupling capacitance <sup>(2)</sup> ballast                                | V <sub>DD_BV</sub> /V <sub>SS_LV</sub> pair:<br>V <sub>DD_BV</sub> = 4.5 V to 5.5 V | 100 <sup>(3)</sup> | 470 <sup>(4)</sup> | —                  | nF   |
|                        |    |  | V <sub>DD_BV</sub> /V <sub>SS_LV</sub> pair:<br>V <sub>DD_BV</sub> = 3 V to 3.6 V   | 400                |                    | —                  |      |
| C <sub>DEC2</sub>      | SR | Decoupling capacitance regulator supply                                      | V <sub>DD</sub> /V <sub>SS</sub> pair   | 10                 | 100                | —                  | nF   |
| V <sub>MREG</sub>      | CC | Main regulator output voltage  | Before exiting from reset   | —                  | 1.32               | —                  | V    |
|                        |    |  | After trimming  | 1.16               | 1.28               | —                  |      |
| I <sub>MREG</sub>      | SR | Main regulator current provided to V <sub>DD_LV</sub> domain                 | —   | —                  | —                  | 150                | mA   |
| I <sub>MREGINT</sub>   | CC | Main regulator module current consumption                                    | I <sub>MREG</sub> = 200 mA  | —                  | —                  | 2                  | mA   |
|                        |    |  | I <sub>MREG</sub> = 0 mA  | —                  | —                  | 1                  |      |
| V <sub>LPREG</sub>     | CC | Low-power regulator output voltage   | After trimming  | 1.16               | 1.28               | —                  | V    |
| I <sub>LPREG</sub>     | SR | Low power regulator current provided to V <sub>DD_LV</sub> domain            | —   | —                  | —                  | 15                 | mA   |
| I <sub>LPREGINT</sub>  | CC | Low-power regulator module current consumption                               | I <sub>LPREG</sub> = 15 mA;<br>T <sub>A</sub> = 55 °C                               | —                  | —                  | 600                | μA   |
|                        |    |  | I <sub>LPREG</sub> = 0 mA;<br>T <sub>A</sub> = 55 °C                                | —                  | 5                  | —                  |      |
| V <sub>ULPREG</sub>    | CC | Ultra low power regulator output voltage                                     | After trimming  | 1.16               | 1.28               | —                  | V    |
| I <sub>ULPREG</sub>    | SR | Ultra low power regulator current provided to V <sub>DD_LV</sub> domain      | —   | —                  | —                  | 5                  | mA   |
| I <sub>ULPREGINT</sub> | CC | Ultra low power regulator module current consumption                         | I <sub>ULPREG</sub> = 5 mA;<br>T <sub>A</sub> = 55 °C                               | —                  | —                  | 100                | μA   |
|                        |    |  | I <sub>ULPREG</sub> = 0 mA;<br>T <sub>A</sub> = 55 °C                               | —                  | 2                  | —                  |      |
| I <sub>DD_BV</sub>     | CC | In-rush average current on V <sub>DD_BV</sub> during power-up <sup>(5)</sup> | —   | —                  | —                  | 300 <sup>(6)</sup> | mA   |


1. V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified.

2. This capacitance value is driven by the constraints of the external voltage regulator supplying the V<sub>DD\_BV</sub> voltage. A typical value is in the range of 470 nF.

3. This value is acceptable to guarantee operation from 4.5 V to 5.5 V.

4. External regulator and capacitance circuitry must be capable of providing I<sub>DD\_BV</sub> while maintaining supply V<sub>DD\_BV</sub> in operating range.

5. In-rush average current is seen only for short time during power-up and on standby exit (maximum 20 μs, depending on external capacitances to be loaded).



**Figure 12. Input equivalent circuit (precise channels)**

Table 42. ADC conversion characteristics (continued)

| Symbol              | C  | Parameter                                   | Conditions <sup>(1)</sup> | Value |     |     | Unit |
|---------------------|----|---|---------------------------|-------|-----|-----|------|
|                     |    |   |                           | Min   | Typ | Max |      |
| TUEX <sup>(7)</sup> | CC | Total unadjusted error for extended channel | Without current injection | -10   |     | 10  | LSB  |
|                     |    |   | With current injection    | -12   |     | 12  |      |

1.  $V_{DD} = 3.3\text{ V} \pm 10\% / 5.0\text{ V} \pm 10\%$ ,  $T_A = -40$  to  $125\text{ }^{\circ}\text{C}$ , unless otherwise specified.
2. Analog and digital  $V_{SS}$  **must** be common (to be tied together externally).
3.  $V_{AINx}$  may exceed  $V_{SS\_ADC}$  and  $V_{DD\_ADC}$  limits, remaining on absolute maximum ratings, but the results of the conversion will be clamped respectively to 0x000 or 0xFF.
4. Duty cycle is ensured by using system clock without prescaling. When ADCLKSEL = 0, the duty cycle is ensured by internal divider by 2.
5. During the sampling time the input capacitance  $C_S$  can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within  $t_S$ . After the end of the sampling time  $t_S$ , changes of the analog input voltage have no effect on the conversion result. Values for the sample clock  $t_S$  depend on programming.
6. This parameter does not include the sampling time  $t_S$ , but only the time for determining the digital result and the time to load the result's register with the conversion result.
7. Total Unadjusted Error: The maximum error that occurs without adjusting Offset and Gain errors. This error is a combination of Offset, Gain and Integral Linearity errors.

## 4.18 On-chip peripherals

### 4.18.1 Current consumption

Table 43. On-chip peripherals current consumption<sup>(1)</sup>

| Symbol              | C  | Parameter                                    | Conditions   | Typical value <sup>(2)</sup> | Unit          |
|---------------------|----|--|--|------------------------------|---------------|
| $I_{DD\_BV(CAN)}$   | CC | CAN (FlexCAN) supply current on $V_{DD\_BV}$ | 500 Kbyte/s<br>Total (static + dynamic) consumption:   | $8 \times f_{periph} + 85$   | $\mu\text{A}$ |
|                     |    |  | 125 Kbyte/s<br>– FlexCAN in loop-back mode<br>– XTAL at 8 MHz used as CAN engine clock source<br>– Message sending period is 580 $\mu\text{s}$ | $8 \times f_{periph} + 27$   | $\mu\text{A}$ |
| $I_{DD\_BV(eMIOS)}$ | CC | eMIOS supply current on $V_{DD\_BV}$         | Static consumption:<br>– eMIOS channel OFF<br>– Global prescaler enabled   | $29 \times f_{periph}$       | $\mu\text{A}$ |
|                     |    |  | Dynamic consumption:<br>– It does not change varying the frequency (0.003 mA)  | 3                            | $\mu\text{A}$ |
| $I_{DD\_BV(SCI)}$   | CC | SCI (LINFlex) supply current on $V_{DD\_BV}$ | Total (static + dynamic) consumption:<br>– LIN mode<br>– Baudrate: 20 Kbyte/s  | $5 \times f_{periph} + 31$   | $\mu\text{A}$ |




Figure 17. DSPI classic SPI timing – master, CPHA = 1




Figure 18. DSPI classic SPI timing – slave, CPHA = 0



Table 46. LQFP100 mechanical data

| Symbol           | mm        |        |        | inches <sup>(1)</sup> |        |        |
|------------------|-----------|--------|--------|-----------------------|--------|--------|
|                  | Min       | Typ    | Max    | Min                   | Typ    | Max    |
| A                | —         | —      | 1.600  | —                     | —      | 0.0630 |
| A1               | 0.050     | —      | 0.150  | 0.0020                | —      | 0.0059 |
| A2               | 1.350     | 1.400  | 1.450  | 0.0531                | 0.0551 | 0.0571 |
| b                | 0.170     | 0.220  | 0.270  | 0.0067                | 0.0087 | 0.0106 |
| c                | 0.090     | —      | 0.200  | 0.0035                | —      | 0.0079 |
| D                | 15.800    | 16.000 | 16.200 | 0.6220                | 0.6299 | 0.6378 |
| D1               | 13.800    | 14.000 | 14.200 | 0.5433                | 0.5512 | 0.5591 |
| D3               | —         | 12.000 | —      | —                     | 0.4724 | —      |
| E                | 15.800    | 16.000 | 16.200 | 0.6220                | 0.6299 | 0.6378 |
| E1               | 13.800    | 14.000 | 14.200 | 0.5433                | 0.5512 | 0.5591 |
| E3               | —         | 12.000 | —      | —                     | 0.4724 | —      |
| e                | —         | 0.500  | —      | —                     | 0.0197 | —      |
| L                | 0.450     | 0.600  | 0.750  | 0.0177                | 0.0236 | 0.0295 |
| L1               | —         | 1.000  | —      | —                     | 0.0394 | —      |
| k                | 0.0 °     | 3.5 °  | 7.0 °  | 0.0 °                 | 3.5 °  | 7.0 °  |
| <b>Tolerance</b> | <b>mm</b> |        |        | <b>inches</b>         |        |        |
| ccc              | 0.080     |        |        | 0.0031                |        |        |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Table 47. LQFP64 mechanical data (continued)

| Symbol | mm   |      |      | inches <sup>(1)</sup> |      |        |
|--------|------|------|------|-----------------------|------|--------|
|        | Min  | Typ  | Max  | Min                   | Typ  | Max    |
| k      | 0.0° | 3.5° | 7.0° | 0.0°                  | 3.5° | 7.0°   |
| ccc    | —    | —    | 0.08 | —                     | —    | 0.0031 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

## 6 Ordering information

Table 48. Order codes

| Order code       | CPU     | Memory                    |            | Package | Op. temp.<br>(°C) | Speed<br>(MHz) | Voltage   | Packing     |
|------------------|---------|---------------------------|------------|---------|-------------------|----------------|-----------|-------------|
|                  |         | Code flash /<br>SRAM (KB) | Data flash |         |                   |                |           |             |
| SPC560D30L1B3E0X | e200z0h | 128 / 12                  | 4 x 16 KB  | LQFP64  | -40 to 105        | 32             | 3.3 / 5 V | Tape & Reel |
| SPC560D30L1C3E0X |         |                           |            |         | -40 to 125        |                |           |             |
| SPC560D30L1B4E0X | e200z0h | 128 / 12                  | 4 x 16 KB  | LQFP64  | -40 to 105        | 48             | 3.3 / 5 V | Tape & Reel |
| SPC560D30L1C4E0X |         |                           |            |         | -40 to 125        |                |           |             |
| SPC560D30L1B3E0X | e200z0h | 128 / 12                  | 4 x 16 KB  | LQFP64  | -40 to 105        | 32             | 3.3 / 5 V | Tape & Reel |
| SPC560D30L1C3E0X |         |                           |            |         | -40 to 125        |                |           |             |
| SPC560D30L1B4E0X | e200z0h | 128 / 12                  | 4 x 16 KB  | LQFP64  | -40 to 105        | 48             | 3.3 / 5 V | Tape & Reel |
| SPC560D30L1C4E0X |         |                           |            |         | -40 to 125        |                |           |             |
| SPC560D40L3B3E0X | e200z0h | 256 / 16                  | 4 x 16 KB  | LQFP100 | -40 to 105        | 32             | 3.3 / 5 V | Tape & Reel |
| SPC560D40L3C3E0X |         |                           |            |         | -40 to 125        |                |           |             |
| SPC560D40L3B4E0X | e200z0h | 256 / 16                  | 4 x 16 KB  | LQFP100 | -40 to 105        | 48             | 3.3 / 5 V | Tape & Reel |
| SPC560D40L3C4E0X |         |                           |            |         | -40 to 125        |                |           |             |
| SPC560D40L3B3E0X | e200z0h | 256 / 16                  | 4 x 16 KB  | LQFP100 | -40 to 105        | 32             | 3.3 / 5 V | Tape & Reel |
| SPC560D40L3C3E0X |         |                           |            |         | -40 to 125        |                |           |             |
| SPC560D40L3B4E0X | e200z0h | 256 / 16                  | 4 x 16 KB  | LQFP100 | -40 to 105        | 48             | 3.3 / 5 V | Tape & Reel |
| SPC560D40L3C4E0X |         |                           |            |         | -40 to 125        |                |           |             |

Table 49. Order codes for engineering samples<sup>(1)</sup>

| Order code      | CPU     | Memory                    |            | Package | Op. temp.<br>(°C) | Speed<br>(MHz) | Voltage   | Packing     |
|-----------------|---------|---------------------------|------------|---------|-------------------|----------------|-----------|-------------|
|                 |         | Code flash /<br>SRAM (KB) | Data flash |         |                   |                |           |             |
| SPC560D40L1-ENG | e200z0h | 256 / 16                  | 4 x 16 KB  | LQFP64  | -40 to 125        | 48             | 3.3 / 5 V | Tape & Reel |
| SPC560D40L3-ENG |         |                           |            | LQFP100 |                   |                |           |             |

1. Engineering samples are suitable only for evaluation and development purpose but NOT for qualification and production. Their silicon version and maturity may vary until the product has reached qualification.

Table 51. Document revision history (continued)

| Date        | Revision     | Changes  |
|-------------|--------------|--|
| 16-Sep-2011 | 4<br>(cont.) | <p>MEDIUM configuration output buffer electrical characteristics: changed "<math>I_{OH} = 100 \mu A</math>" to "<math>I_{OL} = 100 \mu A</math>" in <math>V_{OL}</math> conditions</p> <p>I/O consumption: replaced instances of "Root medium square" with "Root mean square"</p> <p>Updated section "Voltage regulator electrical characteristics"</p> <p>Section "Low voltage detector electrical characteristics": changed title (was "Voltage monitor electrical characteristics"); added a fifth LVD (LVDHV3B); added event status flag names found in RGM chapter of device reference manual to POR module and LVD descriptions; replaced instances of "Low voltage monitor" with "Low voltage detector"; deleted note referencing power domain No. 2 (this domain is not present on the device); updated electrical characteristics table</p> <p>Updated and renamed section "Power consumption" (was previously section "Low voltage domain power consumption")</p> <p>Program and erase specifications (code flash): updated symbols; updated <math>t_{ESUS}</math> values</p> <p>Updated Flash memory read access timing</p> <p>EMI radiated emission measurement: updated <math>S_{EMI}</math> values</p> <p>Updated FMPLL electrical characteristics</p> <p>Crystal oscillator and resonator connection scheme: inserted footnote about possibly requiring a series resistor</p> <p>Fast internal RC oscillator (16 MHz) electrical characteristics: updated <math>t_{FIRCSU}</math> values</p> <p>Section "Input impedance and ADC accuracy": changed "<math>V_A/V_{A2}</math>" to "<math>V_{A2}/V_A</math>" in Equation 13</p> <p>ADC conversion characteristics:</p> <ul style="list-style-type: none"> <li>– updated conditions for sampling time <math>V_{DD} = 5.0 V</math></li> <li>– updated conditions for conversion time <math>V_{DD} = 5.0 V</math></li> </ul> <p>Updated Abbreviations</p> <p>Removed Order codes tables.</p> |
| 01-Dec-2011 | 5            | <p>Replaced "TBD" with "8.21 mA" in <math>I_{DD\_HV(FLASH)}</math> cell of On-chip peripherals current consumption table</p>   |

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)