

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Not For New Designs
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	CANbus, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	79
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 33x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc560d40l3c4e0y

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3 Package pinouts and signal descriptions

3.1 Package pinouts

The available LQFP pinouts are provided in the following figures. For pin signal descriptions, please refer to *Table 6*.



			. I			1	_		
					I/O		ation	Pin n	umber
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	direction (2)	Pad type	RESE configura	LQFP64	LQFP100
PB[15]	PCR[31]	AF0 AF1 AF2 AF3	GPIO[31] E0UC[7] — CS4_0	SIUL eMIOS_0 — DSPI_0	I/O I/O — 0	J	Tristate	42	67
				Port	с С				
		AF0	GPI0[32]	SUI	U/O				
PC[0] ⁽⁶⁾	PCR[32]	AF1 AF2 AF3	TDI	JTAGC		м	Input, weak pull-up	59	87
PC[1] ⁽⁶⁾	PCR[33]	AF0 AF1 AF2 AF3	GPIO[33] — TDO —	SIUL — JTAGC —	I/O — O —	F	Tristate	54	82
PC[2]	PCR[34]	AF0 AF1 AF2 AF3 —	GPIO[34] SCK_1 — — EIRQ[5]	SIUL DSPI_1 — SIUL	I/O I/O — I	М	Tristate	50	78
PC[3]	PCR[35]	AF0 AF1 AF2 AF3 —	GPIO[35] CS0_1 MA[0] — EIRQ[6]	SIUL DSPI_1 ADC — SIUL	I/O I/O O I	S	Tristate	49	77
PC[4]	PCR[36]	AF0 AF1 AF2 AF3 — —	GPIO[36] — — SIN_1 EIRQ[18]	SIUL — — DSPI_1 SIUL	I/O — — — — — —	м	Tristate	62	92
PC[5]	PCR[37]	AF0 AF1 AF2 AF3 —	GPIO[37] SOUT_1 — — EIRQ[7]	SIUL DSPI_1 — SIUL	I/O O — I	М	Tristate	61	91
PC[6]	PCR[38]	AF0 AF1 AF2 AF3	GPIO[38] LIN1TX — —	SIUL LINFlex_1 —	I/O O —	S	Tristate	16	25

Table 6. F	Functional	port pin	descriptions	(continued)
------------	------------	----------	--------------	-------------



				1/0		T ition	Pin number		
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	direction (2)	Pad type	RESE [:] configura	LQFP64	LQFP100
		AF0	GPIO[70]	SIUL	I/O				
DEIGI			E0UC[22]	eMIOS_0	1/0		Tristata		05
PE[0]	PCR[70]		053_0 MA[1]		0	IVI	Instate	_	95
		— —	EIRQ[22]	SIUL	I				
		AF0	GPIO[71]	SIUL	I/O				
		AF1	E0UC[23]	eMIOS_0	I/O				
PE[7]	PCR[71]	AF2	CS2_0	DSPI_0	0	М	Tristate	—	96
		AF3	MA[0]	ADC	0				
		—	EIRQ[23]	SIUL	I				
		AF0	GPIO[72]	SIUL	I/O		Tristate		
PE[8]	PCR[72]	AF1	—	—	—	М		_	9
[-]		AF2	E0UC[22]	eMIOS_0	I/O				
		AF3	—						
	PCR[73]	AF0	GPIO[73]	SIUL	I/O				
DEIO				-	— 1/0	~	Triatata		10
PE[9]			E000[23]	elviiOS_0	1/0	5	Instate	_	
		AF5 —	— WKPU[7] ⁽³⁾	WKPU					
		AF0	GPIO[74]	SIUL	I/O				
		AF1		_			Tristate	Tristate —	11
PE[10]	PCR[74]	AF2	CS3_1	DSPI_1	0	s			
		AF3	—	—	—				
		—	EIRQ[10]	SIUL	I				
		AF0	GPIO[75]	SIUL	I/O				
		AF1	E0UC[24]	eMIOS_0	I/O				
PE[11]	PCR[75]	AF2	CS4_1	DSPI_1	0	S	Tristate	—	13
		AF3							
				WKPU	1				
			GPIO[76]	SIUL	I/O				
PE[12]	PCR[76]	AF3	_	_		S	Tristate	—	76
		_	ADC1 S[7]	ADC					
		—	EIRQ[11]	SIUL	I				
			L	Port	Н	<u>. </u>		1	I

 Table 6.
 Functional port pin descriptions (continued)

ΔΥ/

4 Electrical characteristics

4.1 Introduction

This section contains electrical characteristics of the device as well as temperature and power considerations.

This product contains devices to protect the inputs against damage due to high static voltages. However, it is advisable to take precautions to avoid application of any voltage higher than the specified maximum rated voltages.

To enhance reliability, unused inputs can be driven to an appropriate logic voltage level (V_{DD} or V_{SS}). This can be done by the internal pull-up or pull-down, which is provided by the product for most general purpose pins.

The parameters listed in the following tables represent the characteristics of the device and its demands on the system.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol "CC" for Controller Characteristics is included in the Symbol column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol "SR" for System Requirement is included in the Symbol column.

4.2 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the classifications listed in *Table 7* are used and the parameters are tagged accordingly in the tables where appropriate.

Classification tag	Tag description
Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

Table 7. Parameter classifications

Note: The classification is shown in the column labeled "C" in the parameter tables where appropriate.



4.4 Absolute maximum ratings

Table II. Absolute maximum rating	Table 11.	Absolute	maximum	ratings
-----------------------------------	-----------	----------	---------	---------

Symbol		Demonster	O and distance	Va	Unit	
		Parameter	Conditions	Min	Max	Unit
V _{SS}	SR	Digital ground on VSS_HV pins	—	0	0	V
V _{DD}	SR	Voltage on VDD_HV pins with respect to ground (V _{SS})	_	-0.3	6.0	v
V _{SS_LV}	SR	Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V _{SS})	_	V _{SS} -0.1	V _{SS} + 0.1	v
		Voltage on VDD_BV (regulator supply)	—	-0.3	6.0	v
VDD_BV	эп	pin with respect to ground (V_{SS})	Relative to V _{DD}	$V_{DD} - 0.3$	V _{DD} + 0.3	v
V_{SS_ADC}	SR	Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V _{SS})	_	V _{SS} – 0.1	V _{SS} + 0.1	v
	0.0	Voltage on VDD_HV_ADC (ADC	_	-0.3	6.0	
V _{DD_ADC}	SR	(V _{SS})	Relative to V _{DD}	V _{DD} – 0.3	V _{DD} + 0.3	v
V	QD	Voltage on any GPIO pin with respect to	_	-0.3	6.0	v
♥ IN	011	ground (V _{SS})	Relative to V_{DD} $V_{DD} - 0.3 V_{DD}$		V _{DD} + 0.3	, v
I _{INJPAD}	SR	Injected input current on any pin during overload condition	_	-10	10	mA
I _{INJSUM}	SR	Absolute sum of all injected input currents during overload condition	—	-50	50	mA
	0.0	Sum of all the static I/O current within a	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	_	70	
IAVGSEG	SR	supply segment ⁽¹⁾	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	64	mΑ
ICORELV	SR	Low voltage static current sink through VDD_BV	_	_	150	mA
T _{STORAGE}	SR	Storage temperature	—	-55	150	°C

1. Supply segments are described in Section 4.7.5, I/O pad current specification.

Note: Stresses exceeding the recommended absolute maximum ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During overload conditions ($V_{IN} > V_{DD}$ or $V_{IN} < V_{SS}$), the voltage on pins with respect to ground (V_{SS}) must not exceed the recommended values.



Equation 1 $T_J = T_A + (P_D \times R_{\theta JA})$

Where:

 T_A is the ambient temperature in °C.

 $R_{\theta JA}$ is the package junction-to-ambient thermal resistance, in °C/W.

 P_D is the sum of P_{INT} and $P_{I/O}$ ($P_D = P_{INT} + P_{I/O}$).

 $\mathsf{P}_{\mathsf{INT}}$ is the product of I_{DD} and V_{DD} , expressed in watts. This is the chip internal power.

 $P_{I/O}$ represents the power dissipation on input and output pins; user determined.

Most of the time for the applications, $P_{I/O} < P_{INT}$ and may be neglected. On the other hand, $P_{I/O}$ may be significant, if the device is configured to continuously drive external modules and/or memories.

An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is given by:

Equation 2 $P_D = K / (T_J + 273 °C)$

Therefore, solving equations 1 and 2:

Equation 3 K = $P_D x (T_A + 273 °C) + R_{\theta JA} x P_D^2$

Where:

K is a constant for the particular part, which may be determined from *Equation 3* by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J may be obtained by solving equations *1* and *2* iteratively for any value of T_A .

4.7 I/O pad electrical characteristics

4.7.1 I/O pad types

The device provides four main I/O pad types depending on the associated alternate functions:

- Slow pads—These pads are the most common pads, providing a good compromise between transition time and low electromagnetic emission.
- Medium pads—These pads provide transition fast enough for the serial communication channels with controlled current to reduce electromagnetic emission.
- Input only pads—These pads are associated to ADC channels (ADC_P[X]) providing low input leakage.

Medium pads can use slow configuration to reduce electromagnetic emission except for PC[1], that is medium only, at the cost of reducing AC performance.

4.7.2 I/O input DC characteristics

Table 15 provides input DC electrical characteristics as described in Figure 4.





Table 21.I/O consumption

Symbol		6	Parameter	Condit	Value			Unit						
		C	Parameter	Condit	lions	Min	Тур	Max	Unit					
. (2)	<u> </u>		Dynamic I/O current	0 – 25 pE	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0		_	20	m A					
'SWTSLW` '			tor SLOW configuration	ο _L = 25 pr	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	_	16	mA					
(2)	<u> </u>		Dynamic I/O current for MEDIUM configuration	C = 25 pE	$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0		_	29	m۸					
'SWTMED` '				ο _L = 25 pr	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1		_	17	mA					
				C _L = 25 pF, 2 MHz		_	—	2.3	- mA					
			Root mean square I/O current for SLOW configuration	C _L = 25 pF, 4 MHz	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	_	—	3.2						
	~~	П		C _L = 100 pF, 2 MHz		_	—	6.6						
IRMSSLW				C _L = 25 pF, 2 MHz		_	—	1.6						
				C _L = 25 pF, 4 MHz	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	—	2.3						
				C _L = 100 pF, 2 MHz		_	—	4.7						
				C _L = 25 pF, 13 MHz		_	—	6.6						
		1						Deat mean aquara	C _L = 25 pF, 40 MHz	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	_	—	13.4	
	~~	–	I/O current for	C _L = 100 pF, 13 MHz		_	—	18.3	m 1					
RMSMED			MEDIUM	C _L = 25 pF, 13 MHz		_	_	5	mA					
			connguration	C _L = 25 pF, 40 MHz	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	—	8.5						
				C _L = 100 pF, 13 MHz			—	11						
	05		Sum of all the static	$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ P}$	AD3V5V = 0	_	_	70						
IAVGSEG	SR	SR D	D I/O cur supply	O current within a supply segment	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1		_		65	mA				

1. V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified

2. Stated maximum values represent peak consumption that lasts only a few ns during I/O transition.

Table 22 provides the weight of concurrent switching I/Os.

In order to ensure device functionality, the sum of the weight of concurrent switching I/Os on a single segment should remain below 100%.

T	able	22.	I/O	weight ⁽¹⁾
---	------	-----	-----	-----------------------

	LQFP100/LQFP64						
Pad	Weigl	ht 5 V	Weight 3.3 V				
	SRC ⁽²⁾ = 0	SRC = 1	SRC = 0	SRC = 1			
PB[3]	9%	9%	10%	10%			
PC[9]	8%	8%	10%	10%			



Table 22.	I/O weight ⁽¹⁾ (continued)
	weight (continueu)

	LQFP100/LQFP64						
Pad	Weigl	nt 5 V	Weigh	t 3.3 V			
	SRC ⁽²⁾ = 0	SRC = 1	SRC = 0	SRC = 1			
PC[14]	8%	8%	10%	10%			
PC[15]	8%	11%	9%	10%			
PA[2]	8%	8%	9%	9%			
PE[0]	7%	7%	9%	9%			
PA[1]	7%	7%	8%	8%			
PE[1]	7%	10%	8%	8%			
PE[8]	6%	9%	8%	8%			
PE[9]	6%	6%	7%	7%			
PE[10]	6%	6%	7%	7%			
PA[0]	5%	7%	6%	7%			
PE[11]	5%	5%	6%	6%			
PC[11]	7%	7%	9%	9%			
PC[10]	8%	11%	9%	10%			
PB[0]	8%	11%	9%	10%			
PB[1]	8%	8%	10%	10%			
PC[6]	8%	8%	10%	10%			
PC[7]	8%	8%	10%	10%			
PA[15]	8%	11%	9%	10%			
PA[14]	7%	11%	9%	9%			
PA[4]	7%	7%	8%	8%			
PA[13]	7%	10%	8%	9%			
PA[12]	7%	7%	8%	8%			
PB[9]	1%	1%	1%	1%			
PB[8]	1%	1%	1%	1%			
PB[10]	5%	5%	6%	6%			
PD[0]	1%	1%	1%	1%			
PD[1]	1%	1%	1%	1%			
PD[2]	1%	1%	1%	1%			
PD[3]	1%	1%	1%	1%			
PD[4]	1%	1%	1%	1%			
PD[5]	1%	1%	1%	1%			
PD[6]	1%	1%	1%	1%			



 The duration of the in-rush current depends on the capacitance placed on LV pins. BV decoupling capacitors must be sized accordingly. Refer to I_{MREG} value for minimum amount of current to be provided in cc.

4.9.2 Low voltage detector electrical characteristics

The device implements a power-on reset (POR) module to ensure correct power-up initialization, as well as five low voltage detectors (LVDs) to monitor the V_{DD} and the $V_{DD_{LV}}$ voltage while device is supplied:

- POR monitors V_{DD} during the power-up phase to ensure device is maintained in a safe reset state (refer to RGM Destructive Event Status (RGM_DES) Register flag F_POR in device reference manual)
- LVDHV3 monitors V_{DD} to ensure device reset below minimum functional supply (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD27 in device reference manual)
- LVDHV3B monitors V_{DD_BV} to ensure device reset below minimum functional supply (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD27_VREG in device reference manual)
- LVDHV5 monitors V_{DD} when application uses device in the 5.0 V ± 10% range (refer to RGM Functional Event Status (RGM_FES) Register flag F_LVD45 in device reference manual)
- LVDLVCOR monitors power domain No. 1 (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD12_PD1 in device reference manual)
- LVDLVBKP monitors power domain No. 0 (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD12_PD0 in device reference manual)



Figure 8. Low voltage detector vs reset

5/

Static latch-up (LU)

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with the EIA/JESD 78 IC latch-up standard.

Table 35. Latch-up results

Syn	ymbol C		Parameter	Conditions	Class
LU	сс	т	Static latch-up class	$T_A = 125 \ ^{\circ}C$ conforming to JESD 78	II level A





4.13 Fast external crystal oscillator (4 to 16 MHz) electrical characteristics

The device provides an oscillator/resonator driver. *Figure 9* describes a simple model of the internal oscillator driver and provides an example of a connection for an oscillator or a resonator.

Table 36 provides the parameter description of 4 MHz to 16 MHz crystals used for the design simulations.



Figure 9. Crystal oscillator and resonator connection scheme



4.14 **FMPLL electrical characteristics**

The device provides a frequency-modulated phase-locked loop (FMPLL) module to generate a fast system clock from the main oscillator driver.

Symbol	Symbol		Peromotor	Conditions ⁽¹⁾		Unit				
Symbo			Falameter	Conditions	Min	Тур	Max			
f _{PLLIN}	SR		FMPLL reference clock ⁽²⁾	—	4	—	48	MHz		
Δ_{PLLIN}	SR		FMPLL reference clock duty cycle ⁽²⁾	_	40	_	60	%		
f _{PLLOUT}	СС	D	FMPLL output clock frequency	—	16	—	48	MHz		
¢ (3)	~~~	Б	VCO frequency without frequency modulation	—	256	_	512			
IVCO, ,	00	1	'		VCO frequency with frequency modulation	—	245	_	533	
f _{CPU}	SR	—	System clock frequency	—	_	_	48	MHz		
f _{FREE}	СС	Ρ	Free-running frequency	—	20	—	150	MHz		
t _{LOCK}	СС	Ρ	FMPLL lock time	Stable oscillator (f _{PLLIN} = 16 MHz)		40	100	μs		
∆t _{LTJIT}	сс	_	FMPLL long term jitter	f _{PLLIN} = 16 MHz (resonator), f _{PLLCLK} at 48 MHz, 4000 cycles		_	10	ns		
I _{PLL}	СС	С	FMPLL consumption	$T_A = 25 \circ C$	_	_	4	mA		

Table 38.	FMPLL	electrical	characteristics

1. V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified.

2. PLLIN clock retrieved directly from FXOSC clock. Input characteristics are granted when oscillator is used in functional mode. When bypass mode is used, oscillator input clock should verify f_{PLLIN} and Δ_{PLLIN} .

3. Frequency modulation is considered $\pm 4\%$.

4.15 Fast internal RC oscillator (16 MHz) electrical characteristics

The device provides a 16 MHz fast internal RC oscillator (FIRC). This is used as the default clock at the power-up of the device.

Table 39.	Fast internal RC oscillator (16 MHz) electrical characteristics
-----------	---

Symbol		0	Paramotor	Conditions ⁽¹⁾	Value			Unit
Symbol		C	Faiaillelei	Conditions	Min	Тур	Max	Unit
f	СС	Ρ	Fast internal RC oscillator high	T _A = 25 °C, trimmed	—	16	—	МНа
'FIRC	SR		frequency	_	12		20	
I _{FIRCRUN} ⁽²⁾	сс	т	Fast internal RC oscillator high frequency current in running mode	T _A = 25 °C, trimmed	_	_	200	μΑ



4.17.2 Input impedance and ADC accuracy

In the following analysis, the input circuit corresponding to the precise channels is considered.

To preserve the accuracy of the A/D converter, it is necessary that analog input pins have low AC impedance. Placing a capacitor with good high frequency characteristics at the input pin of the device can be effective: the capacitor should be as large as possible, ideally infinite. This capacitor contributes to attenuating the noise present on the input pin; furthermore, it sources charge during the sampling phase, when the analog signal source is a high-impedance source.

A real filter can typically be obtained by using a series resistance with a capacitor on the input pin (simple RC filter). The RC filtering may be limited according to the value of source impedance of the transducer or circuit supplying the analog signal to be measured. The filter at the input pins must be designed taking into account the dynamic characteristics of the input signal (bandwidth) and the equivalent input impedance of the ADC itself.

In fact a current sink contributor is represented by the charge sharing effects with the sampling capacitance: being C_S and C_{p2} substantially two switched capacitances, with a frequency equal to the conversion rate of the ADC, it can be seen as a resistive path to ground. For instance, assuming a conversion rate of 1 MHz, with C_S+C_{p2} equal to 3 pF, a resistance of 330 k Ω is obtained ($R_{EQ} = 1 / (f_c \times (C_S+C_{p2}))$), where f_c represents the conversion rate at the considered channel). To minimize the error induced by the voltage partitioning between this resistance (sampled voltage on C_S+C_{p2}) and the sum of $R_S + R_F$ the external circuit must be designed to respect the *Equation 4*:

Equation 4

$$V_A \bullet \frac{R_S + R_F}{R_{EQ}} < \frac{1}{2}LSB$$

Equation 4 generates a constraint for external network design, in particular on a resistive path.





Figure 12. Input equivalent circuit (precise channels)



Equation 12

$$C_F > 2048 \bullet C_S$$

4.17.3 ADC electrical characteristics

Table 41. ADC input leakage current

Svr	Symbol		Paramotor	Conditions			Value			
Symbol		C	Farameter		Conditions			Мах	onin	
		С		T _A = −40 °C		—	1	_		
	I _{LKG} CC	c c		T _A = 25 °C	No ourrent injection on adjacent hin	_	1	_		
LKG			С	input leakage current	T _A = 105 °C	no current injection on adjacent pin		8	200	
				T _A = 125 °C		_	45	400		

Table 42. ADC conversion characteristics

Symbol		~	Devemeter	Conditions ⁽¹⁾	Value						
Symbo	Gymbol		Parameter	Conditions	Min	Тур	Max	Unit			
V _{SS_ADC}	SR	_	Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V _{SS}) ⁽²⁾	_	-0.1	_	0.1	v			
V _{DD_ADC}	SR	_	Voltage on VDD_HV_ADC pin (ADC reference) with respect to ground (V _{SS})	bitage on DD_HV_ADC pin DC reference) with $ V_{DD} - 0.1 - V_{DD}$ · spect to ground V_{SS}		V _{DD} + 0.1	v				
V _{AINx}	SR	—	Analog input voltage ⁽³⁾	—	$V_{SS_ADC} - 0.1$	—	V _{DD_ADC} + 0.1	V			
func	SB	_	ADC analog frequency	V _{DD} = 5.0 V	3.33	_	32 + 4%	MHz			
'ADC	011			V _{DD} = 3.3 V	3.33		20 + 4%	1011 12			
Δ_{ADC_SYS}	SR	_	ADC clock duty cycle (ipg_clk)	ADCLKSEL = 1 ⁽⁴⁾	45	_	55	%			
t _{ADC_PU}	SR	—	ADC power up delay				1.5	μs			
	сс	-	; 	-	-	Sampling time ⁽⁵⁾	f _{ADC} = 20 MHz, INPSAMP = 12	600	_	_	ns
		I	V _{DD} = 3.3 V	f _{ADC} = 3.33 MHz, INPSAMP = 255	—	_	76.2	μs			
۲ _S		т	Sampling time ⁽⁵⁾	f _{ADC} = 24 MHz, INPSAMP = 13	500	_		ns			
		I	V _{DD} = 5.0 V	f _{ADC} = 3.33 MHz, INPSAMP = 255	_	_	76.2	μs			



Symbol		С	Parameter		Conditions	Typical value ⁽²⁾	Unit
				Ballast static	consumption (only clocked)	1	μA
I _{DD_BV(SPI)}	сс	т	SPI (DSPI) supply current on V _{DD_BV}	Ballast dynar communicati – Baudrate: 2 – Transmissi – Frame: 16	Ballast dynamic consumption (continuous communication): - Baudrate: 2 Mbit/s - Transmission every 8 μs - Frame: 16 bits		μΑ
					Ballast static consumption (no conversion)	41 $ imes$ f _{periph}	μA
I _{DD_BV(ADC)}	СС	Т		V _{DD} = 5.5 V	Ballast dynamic consumption (continuous conversion) ⁽³⁾	$5 \times f_{periph}$	μA
			ADC supply current on V _{DD_HV_ADC}		Analog static consumption (no conversion)	$2 \times f_{periph}$	μA
IDD_HV_ADC(ADC)	СС	Т		V _{DD} = 5.5 V	Analog dynamic consumption (continuous conversion)	$75 imes f_{periph} + 32$	μΑ
I _{DD_HV(FLASH)}	$V_{(FLASH)}$ CC T CFlash + DFlash supply current on $V_{DD_{HV}}$ V _{DD} = 5.5 V —		_	8.21	mA		
I _{DD_HV(PLL)}	сс	т	PLL supply current on V _{DD_HV}	n V _{DD} = 5.5 V —		$30 imes f_{periph}$	μA

Table 43.	On-chip peripherals current consumption ⁽¹	⁾ (continued)
-----------	---	--------------------------

1. Operating conditions: $T_A = 25 \text{ °C}$, $f_{periph} = 8 \text{ MHz}$ to 48 MHz

2. f_{periph} is an absolute value.

3. During the conversion, the total current consumption is given from the sum of the static and dynamic consumption, i.e., $(41 + 5) \times f_{periph}$.

4.18.2 DSPI characteristics

Table 44. DSPI characteristics ⁽¹⁾	characteristics ⁽¹⁾
---	--------------------------------

No	Symbol		c	Parameter		DSPIC	Unit		
NO.	Symbo	Symbol		Farameter		Min	Тур	Max	Onit
			D		Master mode (MTFE = 0)	125	—	_	
1	+	еD	D	SCK cycle time	Slave mode (MTFE = 0)	125	_	_	ns
1	^I SCK	Sn	D		Master mode (MTFE = 1)	83	_	_	
			D		Slave mode (MTFE = 1)	83		_	
—	f _{DSPI}	SR	D	DSPI digital controller frequen	су		_	f _{CPU}	MHz





Figure 17. DSPI classic SPI timing – master, CPHA = 1





5 Package characteristics

5.1 ECOPACK[®]

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

5.2 Package mechanical data

5.2.1 LQFP100



Figure 26. LQFP100 mechanical drawing



Date	Revision	Changes
04-Feb-2013	6	 Removed all instances of table footnote "All values need to be confirmed during device validation" Section 4.1, Introduction, removed Caution note. Table 11 (Recommended operating conditions (3.3 V)), added minimum value of T_{VDD} and footnote about it. Table 12 (Recommended operating conditions (5.0 V)), added minimum value of T_{VDD} and footnote about it. Updated Section 4.17.2, Input impedance and ADC accuracy In Table 24, changed V_{LVDHV3L}, V_{LVDHV3BL} from 2.7 V to 2.6 V. Revised the Table 28 (Flash module life) Updated Table 43, DSPI characteristics, to add specifications 7 and 8, t_{PCSC} and t_{PASC}. Inserted Figure 24, DSPI PCS strobe (PCSS) timing.
17-Sep-2013	7	Updated Disclaimer.

Table 51.	Document	revision	history	(continued))
-----------	----------	----------	---------	-------------	---



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

