



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	40MHz
Connectivity	SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	32
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/p89v51rb2bbc-557

- Brownout detection
- Low power modes
 - ◆ Power-down mode with external interrupt wake-up
 - ◆ Idle mode
- DIP40, PLCC44 and TQFP44 packages

3. Ordering information

Table 1. Ordering information

Type number	Package		Version
	Name	Description	
P89V51RB2FA	PLCC44	plastic leaded chip carrier; 44 leads	SOT187-2
P89V51RB2FN	DIP40	plastic dual in-line package; 40 leads (600 mil)	SOT129-1
P89V51RB2BBC	TQFP44	plastic thin quad flat package; 44 leads; body 10 × 10 × 1.0 mm	SOT376-1
P89V51RC2FA	PLCC44	plastic leaded chip carrier; 44 leads	SOT187-2
P89V51RC2FBC	TQFP44	plastic thin quad flat package; 44 leads; body 10 × 10 × 1.0 mm	SOT376-1
P89V51RC2FN	DIP40	plastic dual in-line package; 40 leads (600 mil)	SOT129-1
P89V51RD2FA	PLCC44	plastic leaded chip carrier; 44 leads	SOT187-2
P89V51RD2FBC	TQFP44	plastic thin quad flat package; 44 leads; body 10 × 10 × 1.0 mm	SOT376-1
P89V51RD2BN	DIP40	plastic dual in-line package; 40 leads (600 mil)	SOT129-1
P89V51RD2FN	DIP40	plastic dual in-line package; 40 leads (600 mil)	SOT129-1

3.1 Ordering options

Table 2. Ordering options

Type number	Flash memory	Temperature range	Frequency
P89V51RB2FA	16 kB	–40 °C to +85 °C	0 MHz to 40 MHz
P89V51RB2FN	16 kB	–40 °C to +85 °C	
P89V51RB2BBC	16 kB	0 °C to +70 °C	
P89V51RC2FA	32 kB	–40 °C to +85 °C	
P89V51RC2FBC	32 kB	–40 °C to +85 °C	
P89V51RC2FN	32 kB	–40 °C to +85 °C	
P89V51RD2FA	64 kB	–40 °C to +85 °C	
P89V51RD2FBC	64 kB	–40 °C to +85 °C	
P89V51RD2BN	64 kB	0 °C to +70 °C	
P89V51RD2FN	64 kB	–40 °C to +85 °C	




Fig 3. DIP40 pin configuration




Fig 4. TQFP44 pin configuration

Table 3. P89V51RB2/RC2/RD2 pin description ...continued

Symbol	Pin			Type	Description
	DIP40	TQFP44	PLCC44		
P1.2/ECI	3	42	4	I/O	P1.2 — Port 1 bit 2.
				I	ECI — External clock input. This signal is the external clock input for the PCA.
P1.3/CEX0	4	43	5	I/O	P1.3 — Port 1 bit 3.
				I/O	CEX0 — Capture/compare external I/O for PCA Module 0. Each capture/compare module connects to a Port 1 pin for external I/O. When not used by the PCA, this pin can handle standard I/O.
P1.4/ \overline{SS} /CEX1	5	44	6	I/O	P1.4 — Port 1 bit 4.
				I	\overline{SS} — Slave port select input for SPI.
				I/O	CEX1 — Capture/compare external I/O for PCA Module 1.
P1.5/MOSI/CEX2	6	1	7	I/O	P1.5 — Port 1 bit 5.
				I/O	MOSI — Master Output Slave Input for SPI.
				I/O	CEX2 — Capture/compare external I/O for PCA Module 2.
P1.6/MISO/CEX3	7	2	8	I/O	P1.6 — Port 1 bit 6.
				I/O	MISO — Master Input Slave Output for SPI.
				I/O	CEX3 — Capture/compare external I/O for PCA Module 3.
P1.7/SPICLK/CEX4	8	3	9	I/O	P1.7 — Port 1 bit 7.
				I/O	SPICLK — Serial clock input/output for SPI.
				I/O	CEX4 — Capture/compare external I/O for PCA Module 4.
P2.0 to P2.7				I/O with internal pull-up	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins are pulled HIGH by the internal pull-ups when '1's are written to them and can be used as inputs in this state. As inputs, Port 2 pins that are externally pulled LOW will source current (I_{IL}) because of the internal pull-ups. Port 2 sends the high-order address byte during fetches from external program memory and during accesses to external Data Memory that use 16-bit address ($MOVX@DPTR$). In this application, it uses strong internal pull-ups when transitioning to '1's. Port 2 also receives some control signals and a partial of high-order address bits during the external host mode programming and verification.
P2.0/A8	21	18	24	I/O	P2.0 — Port 2 bit 0.
				O	A8 — Address bit 8.
P2.1/A9	22	19	25	I/O	P2.1 — Port 2 bit 1.
				O	A9 — Address bit 9.
P2.2/A10	23	20	26	I/O	P2.2 — Port 2 bit 2.
				O	A10 — Address bit 10.
P2.3/A11	24	21	27	I/O	P2.3 — Port 2 bit 3.
				O	A11 — Address bit 11.
P2.4/A12	25	22	28	I/O	P2.4 — Port 2 bit 4.
				O	A12 — Address bit 12.

Table 4. Special function registers ...continued

* indicates SFRs that are bit addressable

Name	Description	SFR address	Bit functions and addresses							
			MSB				LSB			
FST	Flash Status Register	B6	-	SB	-	-	EDC	-	-	-
		Bit address	AF	AE	AD	AC	AB	AA	A9	A8
IEN0*	Interrupt Enable 0	A8H	EA	EC	ET2	ES0	ET1	EX1	ET0	EX0
		Bit address	EF	EE	ED	EC	EB	EA	E9	E8
IEN1*	Interrupt Enable 1	E8H	-	-	-	-	EBO			
		Bit address	BF	BE	BD	BC	BB	BA	B9	B8
IP0*	Interrupt Priority	B8H	-	PPC	PT2	PS	PT1	PX1	PT0	PX0
IP0H	Interrupt Priority 0 HIGH	B7H	-	PPCH	PT2H	PSH	PT1H	PX1H	PT0H	PX0H
		Bit address	FF	FE	FD	FC	FB	FA	F9	F8
IP1*	Interrupt Priority 1	F8H	-	-	-	-	PBO			
IP1H	Interrupt Priority 1 HIGH	F7H	-	-	-	-	PBOH			
FCF		B1H	-	-	-	-	-	-	SWR	BSEL
		Bit address	87	86	85	84	83	82	81	80
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0
		Bit address	97	96	95	94	93	92	91	90
P1*	Port 1	90H	CEX4/ SPICLK	CEX3/ MISO	CEX2/ MOSI	CEX1/ SS	CEX0	ECI	T2EX	T2
		Bit address	A7	A6	A5	A4	A3	A2	A1	A0
P2*	Port 2	A0H	A15	A14	A13	A12	A11	A10	A9	A8
		Bit address	B7	B6	B5	B4	B3	B2	B1	B0
P3*	Port 3	B0H	RD	WR	T1	T0	INT1	INT0	TXD	RXD
PCON	Power Control Register	87H	SMOD1	SMOD0	BOF	POF	GF1	GF0	PD	IDL
		Bit address	D7	D6	D5	D4	D3	D2	D1	D0
PSW*	Program Status Word	D0H	CY	AC	F0	RS1	RS0	OV	F1	P
RCAP2H	Timer2 Capture HIGH	CBH								
RCAP2L	Timer2 Capture LOW	CAH								
		Bit address	9F	9E	9D	9C	9B	9A	99	98
SCON*	Serial Port Control	98H	SM0/FE_	SM1	SM2	REN	TB8	RB8	TI	RI
SBUF	Serial Port Data Buffer Register	99H								

DPTR points to 0A0H and data in 'A' is written to address 0A0H of the expanded RAM rather than external memory. Access to external memory higher than 2FFH using the MOVX instruction will access external memory (0300H to FFFFH) and will perform in the same way as the standard 8051, with P0 and P2 as data/address bus, and P3.6 and P3.7 as write and read timing signals.

When EXTRAM = 1, MOVX @Ri and MOVX @DPTR will be similar to the standard 8051. Using MOVX @Ri provides an 8-bit address with multiplexed data on Port 0. Other output port pins can be used to output higher order address bits. This provides external paging capabilities. Using MOVX @DPTR generates a 16-bit address. This allows external addressing up the 64 kB. Port 2 provides the high-order eight address bits (DPH), and Port 0 multiplexes the low order eight address bits (DPL) with data. Both MOVX @Ri and MOVX @DPTR generates the necessary read and write signals (P3.6 - \overline{WR} and P3.7 - \overline{RD}) for external memory use. [Table 9](#) shows external data memory \overline{RD} , \overline{WR} operation with EXTRAM bit.

The stack pointer (SP) can be located anywhere within the 256 B of internal RAM (lower 128 B and upper 128 B). The stack pointer may not be located in any part of the expanded RAM.

Table 9. External data memory \overline{RD} , \overline{WR} with EXTRAM bit^[1]

AUXR	MOVX @DPTR, A or MOVX A, @DPTR		MOVX @Ri, A or MOVX A, @Ri
	ADDR < 0300H	ADDR ≥ 0300H	ADDR = any
EXTRAM = 0	$\overline{RD}/\overline{WR}$ not asserted	$\overline{RD}/\overline{WR}$ asserted	$\overline{RD}/\overline{WR}$ not asserted
EXTRAM = 1	$\overline{RD}/\overline{WR}$ asserted	$\overline{RD}/\overline{WR}$ asserted	$\overline{RD}/\overline{WR}$ asserted

[1] Access limited to ERAM address within OSPI to 0FFH; cannot access 100H to 02FFH.




Fig 6. Internal and external data memory structure

6.2.8 Dual data pointers

The device has two 16-bit data pointers. The DPTR Select (DPS) bit in AUXR1 determines which of the two data pointers is accessed. When DPS = 0, DPTR0 is selected; when DPS = 1, DPTR1 is selected. Quickly switching between the two data pointers can be accomplished by a single INC instruction on AUXR1 (see [Figure 7](#)).

Table 12. ISP hex record formats ...continued

Record type	Command/data function
05	<p>Miscellaneous Read Functions</p> <p>:02xxxx05ffsscc</p> <p>Where:</p> <p>02 = number of bytes in the record</p> <p>xxxx = required field but value is a 'don't care'</p> <p>05 = function code for misc read</p> <p>ffss = subfunction and selection code</p> <p>0000 = read manufacturer id</p> <p>0001 = read device id 1</p> <p>0002 = read boot code version</p> <p>0700 = read security bit (00 SoftICE serial number match 0 SB 0 Double Clock)</p> <p>cc = checksum</p> <p>Example:</p> <p>:020000050000F9 (display manufacturer id)</p>
06	<p>Direct Load of Baud Rate</p> <p>:02xxxx06HHLLcc</p> <p>Where:</p> <p>02 = number of bytes in the record</p> <p>xxxx = required field but value is a 'don't care'</p> <p>HH = high byte of timer</p> <p>LL = low byte of timer</p> <p>cc = checksum</p> <p>Example:</p> <p>:02000006FFFFcc (load T2 = FFFF)</p>
07	<p>Reset serial number, erase user code, clear SoftICE mode</p> <p>:xxxxxx07cc</p> <p>Where:</p> <p>xxxxxx = required field but value is a 'don't care'</p> <p>07 = reset serial number function</p> <p>cc = checksum</p> <p>Example:</p> <p>:00000007F9</p>
08	<p>Verify serial number</p> <p>:nnxxxx08ss..sscc</p> <p>Where:</p> <p>xxxxxx = required field but value is a 'don't care'</p> <p>08 = verify serial number function</p> <p>ss..ss = serial number contents</p> <p>cc = checksum</p> <p>Example:</p> <p>:03000008010203EF (verify s/n = 010203)</p>

Table 12. ISP hex record formats ...continued

Record type	Command/data function
09	Write serial number :nnxxx09ss..sscc Where: xxxxxx = required field but value is a 'don't care' 09 = write serial number function ss..ss = serial number contents cc = checksum Example: :03000009010203EE (write s/n = 010203)
0A	Display serial number :xxxxxx0Acc Where: xxxxxx = required field but value is a 'don't care' 0A = display serial number function cc = checksum Example: :0000000AF6
0B	Reset and run user code :xxxxxx0Bcc Where: xxxxxx = required field but value is a 'don't care' 0B = Reset and run user code cc = checksum Example: :0000000BF5

6.3.5 Using the serial number

This device has the option of storing a 31 B serial number along with the length of the serial number (for a total of 32 B) in a non-volatile memory space. When ISP mode is entered, the serial number length is evaluated to determine if the serial number is in use. If the length of the serial number is programmed to either 00H or FFH, the serial number is considered not in use. If the serial number is in use, reading, programming, or erasing of the user code memory or the serial number is blocked until the user transmits a 'verify serial number' record containing a serial number and length that matches the serial number and length previously stored in the device. The user can reset the serial number to all zeros and set the length to zero by sending the 'reset serial number' record. In addition, the 'reset serial number' record will also erase all user code.

6.3.6 IAP method

Several IAP calls are available for use by an application program to permit selective erasing, reading and programming of flash sectors, security bit, configuration bytes, and device id. All calls are made through a common interface, PGM_MTP. The programming functions are selected by setting up the microcontroller's registers before making a call to PGM_MTP at 1FF0H. The IAP calls are shown in [Table 13](#).




Fig 9. Timer/counter 0 or 1 in mode 1 (16-bit counter)

6.4.3 Mode 2

Mode 2 configures the Timer register as an 8-bit Counter (TLn) with automatic reload, as shown in [Figure 10](#). Overflow from TLn not only sets TFn, but also reloads TLn with the contents of THn, which must be preset by software. The reload leaves THn unchanged. Mode 2 operation is the same for Timer 0 and Timer 1.




Fig 10. Timer/counter 0 or 1 in mode 2 (8-bit auto-reload)

6.4.4 Mode 3

When timer 1 is in mode 3 it is stopped (holds its count). The effect is the same as setting $TR1 = 0$.

Timer 0 in mode 3 establishes TL0 and TH0 as two separate 8-bit counters. The logic for mode 3 and Timer 0 is shown in [Figure 11](#). TL0 uses the Timer 0 control bits: $T0C/\bar{T}$, $T0GATE$, $TR0$, $\overline{INT0}$, and $TF0$. TH0 is locked into a timer function (counting machine cycles) and takes over the use of $TR1$ and $TF1$ from Timer 1. Thus, TH0 now controls the 'Timer 1' interrupt.

Mode 3 is provided for applications that require an extra 8-bit timer. With Timer 0 in mode 3, the P89V51RB2/RC2/RD2 can look like it has an additional Timer.

Note: When Timer 0 is in mode 3, Timer 1 can be turned on and off by switching it into and out of its own mode 3. It can still be used by the serial port as a baud rate generator, or in any application not requiring an interrupt.




Fig 24. PCA compare mode

6.9.3 High-speed output mode

In this mode ([Figure 25](#)) the CEX output (on port 1) associated with the PCA module will toggle each time a match occurs between the PCA counter and the module's capture registers. To activate this mode the TOG, MAT, and ECOM bits in the module's CCAPMn SFR must be set.

6.10 Security bit

The Security Bit protects against software piracy and prevents the contents of the flash from being read by unauthorized parties in Parallel Programmer mode. It also protects against code corruption resulting from accidental erasing and programming to the internal flash memory.

When the Security Bit is activated all parallel programming commands except for Chip-Erase are ignored (thus the device cannot be read). However, ISP reading, writing, or erasing of the user's code can still be performed if the serial number and length has not been programmed. **Therefore, when a user requests to program the Security Bit, the programmer should prompt the user and program a serial number into the device.**

6.11 Interrupt priority and polling sequence

The device supports eight interrupt sources under a four level priority scheme. [Table 43](#) summarizes the polling sequence of the supported interrupts. Note that the SPI serial interface and the UART share the same interrupt vector. (See [Figure 27](#)).

Table 43. Interrupt polling sequence

Description	Interrupt flag	Vector address	Interrupt enable	Interrupt priority	Service priority	Wake-up power-down
Ext. Int0	IE0	0003H	EX0	PX0/H	1 (highest)	yes
Brownout	-	004BH	EBO	PBO/H	2	no
T0	TF0	000BH	ET0	PT0/H	3	no
Ext. Int1	IE1	0013H	EX1	PX1/H	4	yes
T1	TF1	001BH	ET1	PT1/H	5	no
PCA	CF/CCFn	0033H	EC	PPCH	6	no
UART/SPI	TI/RI/SPIF	0023H	ES	PS/H	7	no
T2	TF2, EXF2	002BH	ET2	PT2/H	8	no




Fig 27. Interrupt structure

Table 44. IEN0 - Interrupt enable register 0 (address A8H) bit allocation
Bit addressable; Reset value: 00H

Bit	7	6	5	4	3	2	1	0
Symbol	EA	EC	ET2	ES	ET1	EX1	ET0	EX0

Table 45. IEN0 - Interrupt enable register 0 (address A8H) bit description

Bit	Symbol	Description
7	EA	Interrupt Enable Bit: EA = 1 interrupt(s) can be serviced, EA = 0 interrupt servicing disabled.
6	EC	PCA Interrupt Enable bit.
5	ET2	Timer 2 Interrupt Enable.
4	ES	Serial Port Interrupt Enable.
3	ET1	Timer 1 Overflow Interrupt Enable.
2	EX1	External Interrupt 1 Enable.
1	ET0	Timer 0 Overflow Interrupt Enable.
0	EX0	External Interrupt 0 Enable.

Table 46. IEN1 - Interrupt enable register 1 (address E8H) bit allocation*Bit addressable; Reset value: 00H*

Bit	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	EBO	-	-	-

Table 47. IEN1 - Interrupt enable register 1 (address E8H) bit description

Bit	Symbol	Description
7 to 4	-	Reserved for future use. Should be set to '0' by user programs.
3	EBO	Brownout Interrupt Enable. 1 = enable, 0 = disable.
2 to 0	-	Reserved for future use. Should be set to '0' by user programs.

Table 48. IP0 - Interrupt priority 0 low register (address B8H) bit allocation*Bit addressable; Reset value: 00H*

Bit	7	6	5	4	3	2	1	0
Symbol	-	PPC	PT2	PS	PT1	PX1	PT0	PX0

Table 49. IP0 - Interrupt priority 0 low register (address B8H) bit description

Bit	Symbol	Description
7	-	Reserved for future use. Should be set to '0' by user programs.
6	PPC	PCA interrupt priority LOW bit.
5	PT2	Timer 2 interrupt priority LOW bit.
4	PS	Serial Port interrupt priority LOW bit.
3	PT1	Timer 1 interrupt priority LOW bit.
2	PX1	External interrupt 1 priority LOW bit.
1	PT0	Timer 0 interrupt priority LOW bit.
0	PX0	External interrupt 0 priority LOW bit.

Table 50. IP0H - Interrupt priority 0 high register (address B7H) bit allocation*Not bit addressable; Reset value: 00H*

Bit	7	6	5	4	3	2	1	0
Symbol	-	PPCH	PT2H	PSH	PT1H	PX1H	PT0H	PX0H

7. Limiting values

Table 61. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

Symbol	Parameter	Conditions	Min	Max	Unit
$T_{amb(bias)}$	bias ambient temperature		-55	+125	°C
T_{stg}	storage temperature		-65	+150	°C
V_I	input voltage	on \overline{EA} pin to V_{SS}	-0.5	+14	V
V_n	voltage on any other pin	except V_{SS} ; with respect to V_{DD}	-0.5	$V_{DD} + 0.5$	V
$I_{OL(I/O)}$	LOW-level output current per input/output pin	pins P1.5, P1.6, P1.7	-	20	mA
		all other pins	-	15	mA
$P_{tot(pack)}$	total power dissipation (per package)	based on package heat transfer, not device power consumption	-	1.5	W

8. Static characteristics

Table 62. Static characteristics

$T_a = 0\text{ }^{\circ}\text{C}$ to $+70\text{ }^{\circ}\text{C}$ or $-40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$; $V_{DD} = 4.5\text{ V}$ to 5.5 V ; $V_{SS} = 0\text{ V}$

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$n_{endu(fl)}$	endurance of flash memory	JEDEC Standard A117	[1] 10000	-	-	cycles
$t_{ret(fl)}$	flash memory retention time	JEDEC Standard A103	[1] 100	-	-	years
I_{latch}	I/O latch-up current	JEDEC Standard 78	[1] $100 + I_{DD}$	-	-	mA
$V_{th(HL)}$	HIGH-LOW threshold voltage	$4.5\text{ V} < V_{DD} < 5.5\text{ V}$	-0.5	-	$0.2V_{DD} - 0.1$	V
$V_{th(LH)}$	LOW-HIGH threshold voltage	except XTAL1, RST	$0.2V_{DD} + 0.9$	-	$V_{DD} + 0.5$	V
V_{IH}	HIGH-level input voltage	$4.5\text{ V} < V_{DD} < 5.5\text{ V}$; XTAL1, RST	$0.7V_{DD}$	-	6.0	V
V_{OL}	LOW-level output voltage	$V_{DD} = 4.5\text{ V}$; ports 1, 2, 3, except PSEN, ALE	[2][3][4]			
		$I_{OL} = 100\text{ }\mu\text{A}$	-	-	0.3	V
		$I_{OL} = 1.6\text{ mA}$	-	-	0.45	V
		$I_{OL} = 3.5\text{ mA}$	-	-	1.0	V
		$V_{DD} = 4.5\text{ V}$; port 0, PSEN, ALE				
		$I_{OL} = 200\text{ }\mu\text{A}$	-	-	0.3	V
		$I_{OL} = 3.2\text{ mA}$	-	-	0.45	V

9. Dynamic characteristics

Table 63. Dynamic characteristics

Over operating conditions: load capacitance for Port 0, ALE, and $\overline{\text{PSEN}}$ = 100 pF; load capacitance for all other outputs = 80 pF

$T_a = 0^\circ\text{C}$ to $+70^\circ\text{C}$ or -40°C to $+85^\circ\text{C}$; $V_{DD} = 4.5\text{ V}$ to 5.5 V ; $V_{SS} = 0\text{ V}$ ^{[1][2]}

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{osc}	oscillator frequency	X1 mode	0	-	40	MHz
		X2 mode	0	-	20	MHz
		IAP	0.25	-	40	MHz
t_{LHLL}	ALE pulse width		$2T_{\text{cy}(\text{clk})} - 15$	-	-	ns
t_{AVLL}	address valid to ALE LOW time		$T_{\text{cy}(\text{clk})} - 15$	-	-	ns
t_{LLAX}	address hold after ALE LOW time		$T_{\text{cy}(\text{clk})} - 15$	-	-	ns
t_{LLIV}	ALE LOW to valid instruction in time		-	-	$4T_{\text{cy}(\text{clk})} - 45$	ns
t_{LLPL}	ALE LOW to $\overline{\text{PSEN}}$ LOW time		$T_{\text{cy}(\text{clk})} - 15$	-	-	ns
t_{PLPH}	$\overline{\text{PSEN}}$ pulse width		$3T_{\text{cy}(\text{clk})} - 15$	-	-	ns
t_{PLIV}	$\overline{\text{PSEN}}$ LOW to valid instruction in time		-	-	$3T_{\text{cy}(\text{clk})} - 50$	ns
t_{PXIX}	input instruction hold after $\overline{\text{PSEN}}$ time		0	-	-	ns
t_{PXIZ}	input instruction float after $\overline{\text{PSEN}}$ time		-	-	$T_{\text{cy}(\text{clk})} - 15$	ns
t_{PXAV}	$\overline{\text{PSEN}}$ to address valid time		$T_{\text{cy}(\text{clk})} - 8$	-	-	ns
t_{AVIV}	address to valid instruction in time		-	-	$5T_{\text{cy}(\text{clk})} - 60$	ns
t_{PLAZ}	$\overline{\text{PSEN}}$ LOW to address float time		-	-	10	ns
t_{RLRH}	$\overline{\text{RD}}$ LOW pulse width		$6T_{\text{cy}(\text{clk})} - 30$	-	-	ns
t_{WLWH}	$\overline{\text{WR}}$ LOW pulse width		$6T_{\text{cy}(\text{clk})} - 30$	-	-	ns
t_{RLDV}	$\overline{\text{RD}}$ LOW to valid data in time		-	-	$5T_{\text{cy}(\text{clk})} - 50$	ns
t_{RHDX}	data hold after $\overline{\text{RD}}$ time		0	-	-	ns
t_{RHDZ}	data float after $\overline{\text{RD}}$ time		-	-	$2T_{\text{cy}(\text{clk})} - 12$	ns
t_{LLDV}	ALE LOW to valid data in time		-	-	$8T_{\text{cy}(\text{clk})} - 50$	ns
t_{AVDV}	address to valid data in time		-	-	$9T_{\text{cy}(\text{clk})} - 75$	ns
t_{LLWL}	ALE LOW to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ LOW time		$3T_{\text{cy}(\text{clk})} - 15$	-	$3T_{\text{cy}(\text{clk})} + 15$	ns
t_{AVWL}	address to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ LOW time		$4T_{\text{cy}(\text{clk})} - 30$	-	-	ns
t_{WHQX}	data hold after $\overline{\text{WR}}$ time		$T_{\text{cy}(\text{clk})} - 20$	-	-	ns
t_{QVWH}	data output valid to $\overline{\text{WR}}$ HIGH time		$7T_{\text{cy}(\text{clk})} - 50$	-	-	ns
t_{RLAZ}	$\overline{\text{RD}}$ LOW to address float time		-	-	0	ns
t_{WHLH}	$\overline{\text{RD}}$ or $\overline{\text{WR}}$ HIGH to ALE HIGH time		$T_{\text{cy}(\text{clk})} - 15$	-	$T_{\text{cy}(\text{clk})} + 15$	ns

[1] $T_{\text{cy}(\text{clk})} = 1 / f_{\text{osc}}$.

[2] Calculated values are for 6-clock mode only.

9.1 Explanation of symbols

Each timing symbol has 5 characters. The first character is always a 'T' (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

- A** — Address
- C** — Clock
- D** — Input data
- H** — Logic level HIGH
- I** — Instruction (program memory contents)
- L** — Logic level LOW or ALE
- P** — $\overline{\text{PSEN}}$
- Q** — Output data
- R** — $\overline{\text{RD}}$ signal
- T** — Time
- V** — Valid
- W** — $\overline{\text{WR}}$ signal
- X** — No longer a valid logic level
- Z** — High impedance (Float)

Example:

t_{AVLL} = Address valid to ALE LOW time

t_{LLPL} = ALE LOW to $\overline{\text{PSEN}}$ LOW time








Fig 31. External program memory read cycle





10. Package outline

DIP40: plastic dual in-line package; 40 leads (600 mil) SOT129-1




Fig 44. SOT129-1 (DIP40) package outline

PLCC44: plastic leaded chip carrier; 44 leads

SOT187-2




Fig 46. SOT187-2 (PLCC44) package outline