



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	I <sup>2</sup> C, Microwire, SPI, SSI, SSP, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	26
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VQFN Exposed Pad
Supplier Device Package	32-HVQFN (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1316fhn33-551">https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1316fhn33-551</a>

- Debug options:
  - ◆ Standard JTAG test interface for BSDL.
  - ◆ Serial Wire Debug.
  - ◆ Support for ETM ARM Cortex-M3 debug time stamping.
- Digital peripherals:
  - ◆ Up to 51 General Purpose I/O (GPIO) pins with configurable pull-up/pull-down resistors, repeater mode, input inverter, and pseudo open-drain mode. Eight pins support programmable glitch filter.
  - ◆ Up to 8 GPIO pins can be selected as edge and level sensitive interrupt sources.
  - ◆ Two GPIO grouped interrupt modules enable an interrupt based on a programmable pattern of input states of a group of GPIO pins.
  - ◆ High-current source output driver (20 mA) on one pin (P0\_7).
  - ◆ High-current sink driver (20 mA) on true open-drain pins (P0\_4 and P0\_5).
  - ◆ Four general purpose counter/timers with a total of up to 8 capture inputs and 13 match outputs.
  - ◆ Programmable Windowed WatchDog Timer (WWDT) with a internal low-power WatchDog Oscillator (WDO).
  - ◆ Repetitive Interrupt Timer (RI Timer).
- Analog peripherals:
  - ◆ 12-bit ADC with eight input channels and sampling rates of up to 500 kSamples/s.
- Serial interfaces:
  - ◆ USB 2.0 full-speed device controller (LPC1345/46/47) with on-chip ROM-based USB driver library.
  - ◆ USART with fractional baud rate generation, internal FIFO, a full modem control handshake interface, and support for RS-485/9-bit mode and synchronous mode. USART supports an asynchronous smart card interface (ISO 7816-3).
  - ◆ Two SSP controllers with FIFO and multi-protocol capabilities.
  - ◆ I<sup>2</sup>C-bus interface supporting the full I<sup>2</sup>C-bus specification and Fast-mode Plus with a data rate of up to 1 Mbit/s with multiple address recognition and monitor mode.
- Clock generation:
  - ◆ Crystal Oscillator with an operating range of 1 MHz to 25 MHz (system oscillator) with failure detector.
  - ◆ 12 MHz high-frequency Internal RC oscillator (IRC) trimmed to 1 % accuracy over the entire voltage and temperature range. The IRC can optionally be used as a system clock.
  - ◆ Internal low-power, low-frequency WatchDog Oscillator (WDO) with programmable frequency output.
  - ◆ PLL allows CPU operation up to the maximum CPU rate with the system oscillator or the IRC as clock sources.
  - ◆ A second, dedicated PLL is provided for USB (LPC1345/46/47).
  - ◆ Clock output function with divider that can reflect the crystal oscillator, the main clock, the IRC, or the watchdog oscillator.
- Power control:
  - ◆ Four reduced power modes: Sleep, Deep-sleep, Power-down, and Deep power-down.
  - ◆ Power profiles residing in boot ROM allow optimized performance and minimized power consumption for any given application through one simple function call.




Table 3. Pin description (LPC1315/16/17 - no USB)

Symbol	LQFP64	LQFP48	HVQFN33		Reset state <sup>[1]</sup>	Type	Description
PIO1_13/ $\overline{\text{DTR}}$ / CT16B0_MAT0/TXD	47	36	-	[3]	I; PU	I/O	<b>PIO1_13</b> — General purpose digital input/output pin.
					-	O	<b><math>\overline{\text{DTR}}</math></b> — Data Terminal Ready output for USART.
					-	O	<b>CT16B0_MAT0</b> — Match output 0 for 16-bit timer 0.
					-	O	<b>TXD</b> — Transmitter output for USART.
PIO1_14/ $\overline{\text{DSR}}$ / CT16B0_MAT1/RXD	49	37	-	[3]	I; PU	I/O	<b>PIO1_14</b> — General purpose digital input/output pin.
					-	I	<b><math>\overline{\text{DSR}}</math></b> — Data Set Ready input for USART.
					-	O	<b>CT16B0_MAT1</b> — Match output 1 for 16-bit timer 0.
					-	I	<b>RXD</b> — Receiver input for USART.
PIO1_15/ $\overline{\text{DCD}}$ / CT16B0_MAT2/SCK1	57	43	28	[3]	I; PU	I/O	<b>PIO1_15</b> — General purpose digital input/output pin.
					-	I	<b><math>\overline{\text{DCD}}</math></b> — Data Carrier Detect input for USART.
					-	O	<b>CT16B0_MAT2</b> — Match output 2 for 16-bit timer 0.
					-	I/O	<b>SCK1</b> — Serial clock for SSP1.
PIO1_16/ $\overline{\text{RI}}$ /CT16B0_CAP0	63	48	-	[3]	I; PU	I/O	<b>PIO1_16</b> — General purpose digital input/output pin.
					-	I	<b><math>\overline{\text{RI}}</math></b> — Ring Indicator input for USART.
					-	I	<b>CT16B0_CAP0</b> — Capture input 0 for 16-bit timer 0.
PIO1_17/CT16B0_CAP1/ RXD	23	-	-	[3]	I; PU	I/O	<b>PIO1_17</b> — General purpose digital input/output pin.
					-	I	<b>CT16B0_CAP1</b> — Capture input 1 for 16-bit timer 0.
					-	I	<b>RXD</b> — Receiver input for USART.
PIO1_18/CT16B1_CAP1/ TXD	28	-	-	[3]	I; PU	I/O	<b>PIO1_18</b> — General purpose digital input/output pin.
					-	I	<b>CT16B1_CAP1</b> — Capture input 1 for 16-bit timer 1.
					-	O	<b>TXD</b> — Transmitter output for USART.
PIO1_19/ $\overline{\text{DTR}}$ /SSEL1	3	2	1	[3]	I; PU	I/O	<b>PIO1_19</b> — General purpose digital input/output pin.
					-	O	<b><math>\overline{\text{DTR}}</math></b> — Data Terminal Ready output for USART.
					-	I/O	<b>SSEL1</b> — Slave select for SSP1.
PIO1_20/ $\overline{\text{DSR}}$ /SCK1	18	13	-	[3]	I; PU	I/O	<b>PIO1_20</b> — General purpose digital input/output pin.
					-	I	<b><math>\overline{\text{DSR}}</math></b> — Data Set Ready input for USART.
					-	I/O	<b>SCK1</b> — Serial clock for SSP1.
PIO1_21/ $\overline{\text{DCD}}$ /MISO1	35	26	-	[3]	I; PU	I/O	<b>PIO1_21</b> — General purpose digital input/output pin.
					-	I	<b><math>\overline{\text{DCD}}</math></b> — Data Carrier Detect input for USART.
					-	I/O	<b>MISO1</b> — Master In Slave Out for SSP1.
PIO1_22/ $\overline{\text{RI}}$ /MOSI1	51	38	-	[3]	I; PU	I/O	<b>PIO1_22</b> — General purpose digital input/output pin.
					-	I	<b><math>\overline{\text{RI}}</math></b> — Ring Indicator input for USART.
					-	I/O	<b>MOSI1</b> — Master Out Slave In for SSP1.
PIO1_23/CT16B1_MAT1/ SSEL1	24	18	13	[3]	I; PU	I/O	<b>PIO1_23</b> — General purpose digital input/output pin.
					-	O	<b>CT16B1_MAT1</b> — Match output 1 for 16-bit timer 1.
					-	I/O	<b>SSEL1</b> — Slave select for SSP1.
PIO1_24/CT32B0_MAT0	27	21	14	[3]	I; PU	I/O	<b>PIO1_24</b> — General purpose digital input/output pin.
					-	O	<b>CT32B0_MAT0</b> — Match output 0 for 32-bit timer 0.

Table 4. Pin description (LPC1345/46/47 - with USB)

Symbol	LQFP64	LQFP48	HVQFN33	Reset state <sup>[1]</sup>	Type	Description
PIO1_10	12	-	-	[3]	I; PU I/O	<b>PIO1_10</b> — General purpose digital input/output pin.
PIO1_11	43	-	-	[3]	I; PU I/O	<b>PIO1_11</b> — General purpose digital input/output pin.
PIO1_13/ $\overline{\text{DTR}}$ / CT16B0_MAT0/TXD	47	36	-	[3]	I; PU I/O	<b>PIO1_13</b> — General purpose digital input/output pin.
					- O	<b>DTR</b> — Data Terminal Ready output for USART.
					- O	<b>CT16B0_MAT0</b> — Match output 0 for 16-bit timer 0.
					- O	<b>TXD</b> — Transmitter output for USART.
PIO1_14/ $\overline{\text{DSR}}$ / CT16B0_MAT1/RXD	49	37	-	[3]	I; PU I/O	<b>PIO1_14</b> — General purpose digital input/output pin.
					- I	<b>DSR</b> — Data Set Ready input for USART.
					- O	<b>CT16B0_MAT1</b> — Match output 1 for 16-bit timer 0.
					- I	<b>RXD</b> — Receiver input for USART.
PIO1_15/ $\overline{\text{DCD}}$ / CT16B0_MAT2/SCK1	57	43	28	[3]	I; PU I/O	<b>PIO1_15</b> — General purpose digital input/output pin.
					- I	<b>DCD</b> — Data Carrier Detect input for USART.
					- O	<b>CT16B0_MAT2</b> — Match output 2 for 16-bit timer 0.
					- I/O	<b>SCK1</b> — Serial clock for SSP1.
PIO1_16/ $\overline{\text{RI}}$ /CT16B0_CAP0	63	48	-	[3]	I; PU I/O	<b>PIO1_16</b> — General purpose digital input/output pin.
					- I	<b>RI</b> — Ring Indicator input for USART.
					- I	<b>CT16B0_CAP0</b> — Capture input 0 for 16-bit timer 0.
PIO1_17/CT16B0_CAP1/ RXD	23	-	-	[3]	I; PU I/O	<b>PIO1_17</b> — General purpose digital input/output pin.
					- I	<b>CT16B0_CAP1</b> — Capture input 1 for 16-bit timer 0.
					- I	<b>RXD</b> — Receiver input for USART.
PIO1_18/CT16B1_CAP1/ TXD	28	-	-	[3]	I; PU I/O	<b>PIO1_18</b> — General purpose digital input/output pin.
					- I	<b>CT16B1_CAP1</b> — Capture input 1 for 16-bit timer 1.
					- O	<b>TXD</b> — Transmitter output for USART.
PIO1_19/ $\overline{\text{DTR}}$ /SSEL1	3	2	1	[3]	I; PU I/O	<b>PIO1_19</b> — General purpose digital input/output pin.
					- O	<b>DTR</b> — Data Terminal Ready output for USART.
					- I/O	<b>SSEL1</b> — Slave select for SSP1.
PIO1_20/ $\overline{\text{DSR}}$ /SCK1	18	13	-	[3]	I; PU I/O	<b>PIO1_20</b> — General purpose digital input/output pin.
					- I	<b>DSR</b> — Data Set Ready input for USART.
					- I/O	<b>SCK1</b> — Serial clock for SSP1.
PIO1_21/ $\overline{\text{DCD}}$ /MISO1	35	26	-	[3]	I; PU I/O	<b>PIO1_21</b> — General purpose digital input/output pin.
					- I	<b>DCD</b> — Data Carrier Detect input for USART.
					- I/O	<b>MISO1</b> — Master In Slave Out for SSP1.
PIO1_22/ $\overline{\text{RI}}$ /MOSI1	51	38	-	[3]	I; PU I/O	<b>PIO1_22</b> — General purpose digital input/output pin.
					- I	<b>RI</b> — Ring Indicator input for USART.
					- I/O	<b>MOSI1</b> — Master Out Slave In for SSP1.
PIO1_23/CT16B1_MAT1/ SSEL1	24	18	-	[3]	I; PU I/O	<b>PIO1_23</b> — General purpose digital input/output pin.
					- O	<b>CT16B1_MAT1</b> — Match output 1 for 16-bit timer 1.
					- I/O	<b>SSEL1</b> — Slave select for SSP1.

Table 4. Pin description (LPC1345/46/47 - with USB)

Symbol	LQFP64	LQFP48	HVQFN33		Reset state <sup>[1]</sup>	Type	Description
PIO1_24/CT32B0_MAT0	27	21	-	[3]	I; PU	I/O	<b>PIO1_24</b> — General purpose digital input/output pin.
					-	O	<b>CT32B0_MAT0</b> — Match output 0 for 32-bit timer 0.
PIO1_25/CT32B0_MAT1	2	1	-	[3]	I; PU	I/O	<b>PIO1_25</b> — General purpose digital input/output pin.
					-	O	<b>CT32B0_MAT1</b> — Match output 1 for 32-bit timer 0.
PIO1_26/CT32B0_MAT2/ RXD	14	11	-	[3]	I; PU	I/O	<b>PIO1_26</b> — General purpose digital input/output pin.
					-	O	<b>CT32B0_MAT2</b> — Match output 2 for 32-bit timer 0.
					-	I	<b>RXD</b> — Receiver input for USART.
PIO1_27/CT32B0_MAT3/ TXD	15	12	-	[3]	I; PU	I/O	<b>PIO1_27</b> — General purpose digital input/output pin.
					-	O	<b>CT32B0_MAT3</b> — Match output 3 for 32-bit timer 0.
					-	O	<b>TXD</b> — Transmitter output for USART.
PIO1_28/CT32B0_CAP0/ SCLK	31	24	-	[3]	I; PU	I/O	<b>PIO1_28</b> — General purpose digital input/output pin.
					-	I	<b>CT32B0_CAP0</b> — Capture input 0 for 32-bit timer 0.
					-	I/O	<b>SCLK</b> — Serial clock input/output for USART in synchronous mode.
PIO1_29/SCK0/ CT32B0_CAP1	41	31	-	[3]	I; PU	I/O	<b>PIO1_29</b> — General purpose digital input/output pin.
					-	I/O	<b>SCK0</b> — Serial clock for SSP0.
					-	I	<b>CT32B0_CAP1</b> — Capture input 1 for 32-bit timer 0.
PIO1_31	-	25	-	[3]	I; PU	I/O	<b>PIO1_31</b> — General purpose digital input/output pin.
USB_DM	25	19	13	[8]	F	-	<b>USB_DM</b> — USB bidirectional D- line. (LPC1345/46/46 only.)
USB_DP	26	20	14	[8]	F	-	<b>USB_DP</b> — USB bidirectional D+ line. (LPC1345/46/46 only.)
XTALIN	8	6	4	[9]	-	-	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
XTALOUT	9	7	5	[9]	-	-	Output from the oscillator amplifier.
V <sub>DDA</sub>	59	-	-	-	-	-	Analog 3.3 V pad supply voltage: This should be nominally the same voltage as V <sub>DD</sub> but should be isolated to minimize noise and error. This voltage is used to power the ADC. This pin should be tied to 3.3 V if the ADC are not used.
VREFN	48	-	-	-	-	-	ADC negative reference voltage: This should be nominally the same voltage as V <sub>SS</sub> but should be isolated to minimize noise and error. Level on this pin is used as a reference for ADC.

### 7.8.1 Features

- GPIO pins can be configured as input or output by software.
- All GPIO pins default to inputs with interrupt disabled at reset.
- Pin registers allow pins to be sensed and set individually.
- Up to eight GPIO pins can be selected from all GPIO pins to create an edge- or level-sensitive GPIO interrupt request.
- Port interrupts can be triggered by any pin or pins in each port.

## 7.9 USB interface

**Remark:** The USB interface is available on parts LPC1345/46/47 only.

The Universal Serial Bus (USB) is a 4-wire bus that supports communication between a host and one or more (up to 127) peripherals. The host controller allocates the USB bandwidth to attached devices through a token-based protocol. The bus supports hot-plugging and dynamic configuration of the devices. All transactions are initiated by the host controller.

The LPC1345/46/47 USB interface consists of a full-speed device controller with on-chip PHY (PHYsical layer) for device functions.

**Remark:** Configure the LPC1345/46/47 in default power mode with the power profiles before using the USB (see [Section 7.18.5.1](#)). Do not use the USB with the part in performance, efficiency, or low-power mode.

### 7.9.1 Full-speed USB device controller

The device controller enables 12 Mbit/s data exchange with a USB Host controller. It consists of a register interface, serial interface engine, and endpoint buffer memory. The serial interface engine decodes the USB data stream and writes data to the appropriate endpoint buffer. The status of a completed USB transfer or error condition is indicated via status registers. An interrupt is also generated if enabled.

#### 7.9.1.1 Features

- Dedicated USB PLL available.
- Fully compliant with *USB 2.0 specification (full speed)*.
- Supports 10 physical (5 logical) endpoints including one control endpoint.
- Single and double buffering supported.
- Each non-control endpoint supports bulk, interrupt, or isochronous endpoint types.
- Supports wake-up from Deep-sleep mode and Power-down mode on USB activity and remote wake-up.
- Supports SoftConnect.
- Supports Link Power Management (LPM).

## 7.10 USART

The LPC1315/16/17/45/46/47 contains one USART.

Upon power-up, any chip reset, or wake-up from Deep power-down mode, the LPC1315/16/17/45/46/47 use the IRC as the clock source. Software may later switch to one of the other available clock sources.

#### 7.18.1.2 System oscillator

The system oscillator can be used as the clock source for the CPU, with or without using the PLL. On the LPC1315/16/17/45/46/47, the system oscillator must be used to provide the clock source to USB.

The system oscillator operates at frequencies of 1 MHz to 25 MHz. This frequency can be boosted to a higher frequency, up to the maximum CPU operating frequency, by the system PLL.

#### 7.18.1.3 Watchdog oscillator

The watchdog oscillator can be used as a clock source that directly drives the CPU, the watchdog timer, or the CLKOUT pin. The watchdog oscillator nominal frequency is programmable between 9.4 kHz and 2.3 MHz. The frequency spread over processing and temperature is  $\pm 40\%$  (see also [Table 13](#)).

### 7.18.2 System PLL and USB PLL

The LPC1315/16/17/45/46/47 contain a system PLL and a dedicated PLL for generating the 48 MHz USB clock. The system and USB PLLs are identical.

The PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The input frequency is multiplied up to a high frequency with a Current Controlled Oscillator (CCO). The multiplier can be an integer value from 1 to 32. The CCO operates in the range of 156 MHz to 320 MHz, so there is an additional divider in the loop to keep the CCO within its frequency range while the PLL is providing the desired output frequency. The output divider may be set to divide by 2, 4, 8, or 16 to produce the output clock. The PLL output frequency must be lower than 100 MHz. Since the minimum output divider value is 2, it is insured that the PLL output has a 50 % duty cycle. The PLL is turned off and bypassed following a chip reset and may be enabled by software. The program must configure and activate the PLL, wait for the PLL to lock, and then connect to the PLL as a clock source. The PLL settling time is 100  $\mu$ s.

#### 7.18.3 Clock output

The LPC1315/16/17/45/46/47 features a clock output function that routes the IRC oscillator, the system oscillator, the watchdog oscillator, or the main clock to an output pin.

#### 7.18.4 Wake-up process

The LPC1315/16/17/45/46/47 begin operation at power-up and when awakened from Deep power-down mode by using the 12 MHz IRC oscillator as the clock source. This allows chip operation to resume quickly. If the main oscillator or the PLL is needed by the application, software will need to enable these features and wait for them to stabilize before they are used as a clock source.

#### 7.18.5 Power control

The LPC1315/16/17/45/46/47 support a variety of power control features. There are four special modes of processor power reduction: Sleep mode, Deep-sleep mode, Power-down mode, and Deep power-down mode. The CPU clock rate may also be



The  $\overline{\text{RESET}}$  pin selects between the JTAG boundary scan ( $\overline{\text{RESET}} = \text{LOW}$ ) and the ARM SWD debug ( $\overline{\text{RESET}} = \text{HIGH}$ ). The ARM SWD debug port is disabled while the LPC1315/16/17/45/46/47 is in reset.

**Remark:** Boundary scan operations should not be started until 250  $\mu\text{s}$  after POR, and the test TAP should be reset after the boundary scan. Boundary scan is not affected by Code Read Protection.

**Remark:** The JTAG interface cannot be used for debug purposes.


**Table 6. Static characteristics ...continued**  
 $T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ , unless otherwise specified.


Symbol	Parameter	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit
I <sub>OH</sub>	HIGH-level output current	2.5 V ≤ V <sub>DD</sub> ≤ 3.6 V; V <sub>OH</sub> = V <sub>DD</sub> − 0.4 V	−4	-	-	mA
		2.0 V ≤ V <sub>DD</sub> < 2.5 V; V <sub>OH</sub> = V <sub>DD</sub> − 0.4 V	−3	-	-	mA
I <sub>OL</sub>	LOW-level output current	2.5 V ≤ V <sub>DD</sub> ≤ 3.6 V; V <sub>OL</sub> = 0.4 V	4	-	-	mA
		2.0 V ≤ V <sub>DD</sub> < 2.5 V; V <sub>OL</sub> = 0.4 V	3	-	-	mA
I <sub>OHS</sub>	HIGH-level short-circuit output current	V <sub>OH</sub> = 0 V	<sup>[15]</sup> -	-	−45	mA
I <sub>OLS</sub>	LOW-level short-circuit output current	V <sub>OL</sub> = V <sub>DD</sub>	<sup>[15]</sup> -	-	50	mA
I <sub>pd</sub>	pull-down current	V <sub>I</sub> = 5 V	10	50	150	μA
I <sub>pu</sub>	pull-up current	V <sub>I</sub> = 0 V; 2.0 V < V <sub>DD</sub> ≤ 3.6 V	−15	−50	−85	μA
		V <sub>DD</sub> = 2.0 V	−10	−50	−85	μA
		V <sub>DD</sub> < V <sub>I</sub> < 5 V	0	0	0	μA
High-drive output pin (PIO0_7)						
I <sub>IL</sub>	LOW-level input current	V <sub>I</sub> = 0 V; on-chip pull-up resistor disabled	-	0.5	10	nA
I <sub>IH</sub>	HIGH-level input current	V <sub>I</sub> = V <sub>DD</sub> ; on-chip pull-down resistor disabled	-	0.5	10	nA
I <sub>OZ</sub>	OFF-state output current	V <sub>O</sub> = 0 V; V <sub>O</sub> = V <sub>DD</sub> ; on-chip pull-up/down resistors disabled	-	0.5	10	nA
V <sub>I</sub>	input voltage	pin configured to provide a digital function	<sup>[12][13]</sup> <sup>[14]</sup> 0	-	5.0	V
V <sub>O</sub>	output voltage	output active	0	-	V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		0.7V <sub>DD</sub>	-	-	V
V <sub>IL</sub>	LOW-level input voltage		-	-	0.3V <sub>DD</sub>	V
V <sub>hys</sub>	hysteresis voltage		0.4	-	-	V
V <sub>OH</sub>	HIGH-level output voltage	2.5 V ≤ V <sub>DD</sub> ≤ 3.6 V; I <sub>OH</sub> = −20 mA	V <sub>DD</sub> − 0.4	-	-	V
		2.0 V ≤ V <sub>DD</sub> < 2.5 V; I <sub>OH</sub> = −12 mA	V <sub>DD</sub> − 0.4	-	-	V
V <sub>OL</sub>	LOW-level output voltage	2.5 V ≤ V <sub>DD</sub> ≤ 3.6 V; I <sub>OL</sub> = 4 mA	-	-	0.4	V
		2.0 V ≤ V <sub>DD</sub> < 2.5 V; I <sub>OL</sub> = 3 mA	-	-	0.4	V
I <sub>OH</sub>	HIGH-level output current	2.5 V ≤ V <sub>DD</sub> ≤ 3.6 V; V <sub>OH</sub> = V <sub>DD</sub> − 0.4 V	20	-	-	mA
		2.0 V ≤ V <sub>DD</sub> < 2.5 V; V <sub>OH</sub> = V <sub>DD</sub> − 0.4 V;	12	-	-	mA
I <sub>OL</sub>	LOW-level output current	2.5 V ≤ V <sub>DD</sub> ≤ 3.6 V; V <sub>OL</sub> = 0.4 V	4	-	-	mA
		2.0 V ≤ V <sub>DD</sub> < 2.5 V; V <sub>OL</sub> = 0.4 V	3	-	-	mA
I <sub>OLS</sub>	LOW-level short-circuit output current	V <sub>OL</sub> = V <sub>DD</sub>	<sup>[15]</sup> -	-	50	mA
I <sub>pd</sub>	pull-down current	V <sub>I</sub> = 5 V	10	50	150	μA

## 9.2 Power consumption

Power measurements in Active, Sleep, and Deep-sleep modes were performed under the following conditions (see LPC1315/16/17/45/46/47 *user manual*):


- Configure all pins as GPIO with pull-up resistor disabled in the IOCON block.
- Configure GPIO pins as outputs using the GPIO\_nDIR registers.
- Write 0 to all GPIO\_nDATA registers to drive the outputs LOW.





Conditions: BOD disabled; all oscillators and analog blocks turned off in the PDSLEEPCFG register; USB\_DP and USB\_DM pulled LOW externally.

**Fig 13. Typical supply current versus temperature in Deep-sleep mode**



Conditions: BOD disabled; all oscillators and analog blocks turned off in the PDSLEEPCFG register; USB\_DP and USB\_DM pulled LOW externally.


**Fig 14. Typical supply current versus temperature in Power-down mode**

**Table 8. Power consumption for individual analog and digital blocks**

The supply current per peripheral is measured as the difference in supply current between the peripheral block enabled and the peripheral block disabled in the SYSAHBCLKCTRL or PDRUNCFG (for analog blocks) registers. All other blocks are disabled in both registers and no code is executed. Measured on a typical sample at  $T_{amb} = 25\text{ }^{\circ}\text{C}$ . Unless noted otherwise, the system oscillator and PLL are running in both measurements.


	Typical supply current per peripheral in mA for different system clock frequencies				Notes
	n/a	12 MHz	48 MHz	72 MHz	
ROM	-	0.04	0.15	0.22	
SSP0	-	0.11	0.41	0.60	
SSP1	-	0.11	0.41	0.60	
USART	-	0.20	0.76	1.11	
WDT	-	0.01	0.05	0.08	Main clock selected as clock source for the WDT.
USB	-	-	1.2	-	

### 9.3 Electrical pin characteristics



**Fig 16. High-drive output: Typical HIGH-level output voltage  $V_{OH}$  versus HIGH-level output current  $I_{OH}$ .**

- [8] The maximum  $t_{HD;DAT}$  could be 3.45  $\mu$ s and 0.9  $\mu$ s for Standard-mode and Fast-mode but must be less than the maximum of  $t_{VD;DAT}$  or  $t_{VD;ACK}$  by a transition time (see *UM10204*). This maximum must only be met if the device does not stretch the LOW period ( $t_{LOW}$ ) of the SCL signal. If the clock stretches the SCL, the data must be valid by the set-up time before it releases the clock.
- [9]  $t_{SU;DAT}$  is the data set-up time that is measured with respect to the rising edge of SCL; applies to data in transmission and the acknowledge.
- [10] A Fast-mode I<sup>2</sup>C-bus device can be used in a Standard-mode I<sup>2</sup>C-bus system but the requirement  $t_{SU;DAT} = 250$  ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line  $t_{r(max)} + t_{SU;DAT} = 1000 + 250 = 1250$  ns (according to the Standard-mode I<sup>2</sup>C-bus specification) before the SCL line is released. Also the acknowledge timing must meet this set-up time.



002aaf425

Fig 24. I<sup>2</sup>C-bus pins clock timing

## 10.6 SSP interface

**Table 16. Dynamic characteristics: SSP pins in SPI mode**


Symbol	Parameter	Conditions	Min	Max	Unit
<b>SSP master</b>					
$T_{cy(clk)}$	clock cycle time	full-duplex mode [1]	40	-	ns
		when only transmitting [1]	27.8	-	ns
$t_{DS}$	data set-up time	in SPI mode; $2.4\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ [2]	15	-	ns
		$2.0\text{ V} \leq V_{DD} < 2.4\text{ V}$ [2]	20	-	ns
$t_{DH}$	data hold time	in SPI mode [2]	0	-	ns
$t_{V(Q)}$	data output valid time	in SPI mode [2]	-	10	ns
$t_{h(Q)}$	data output hold time	in SPI mode [2]	0	-	ns
<b>SSP slave</b>					
$T_{cy(PCLK)}$	PCLK cycle time		13.9	-	ns
$t_{DS}$	data set-up time	in SPI mode [3][4]	0	-	ns
$t_{DH}$	data hold time	in SPI mode [3][4]	$3 \times T_{cy(PCLK)} + 4$	-	ns
$t_{V(Q)}$	data output valid time	in SPI mode [3][4]	-	$3 \times T_{cy(PCLK)} + 11$	ns
$t_{h(Q)}$	data output hold time	in SPI mode [3][4]	-	$2 \times T_{cy(PCLK)} + 5$	ns

[1]  $T_{cy(clk)} = (SSPCLKDIV \times (1 + SCR) \times CPSPVSR) / f_{main}$ . The clock cycle time derived from the SPI bit rate  $T_{cy(clk)}$  is a function of the main clock frequency  $f_{main}$ , the SSP peripheral clock divider (SSPCLKDIV), the SSP SCR parameter (specified in the SSP0CR0 register), and the SSP CPSPVSR parameter (specified in the SSP clock prescale register).

[2]  $T_{amb} = -40\text{ °C}$  to  $85\text{ °C}$ .

[3]  $T_{cy(clk)} = 12 \times T_{cy(PCLK)}$ .

[4]  $T_{amb} = 25\text{ °C}$ ;  $V_{DD} = 3.3\text{ V}$ .



**Fig 26. SSP slave timing in SPI mode**



## 11. ADC electrical characteristics

**Table 17. ADC characteristics**

$V_{DDA} = 2.7\text{ V to }3.6\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$  unless otherwise specified; 12-bit resolution.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{IA}$	analog input voltage		0	-	$V_{DDA}$	V
$C_{ia}$	analog input capacitance		-	5	-	pF
$I_{DDA(ADC)}$	ADC analog supply current	on pin $V_{DDA}$ (LQFP64 package only)	[1] -	5	-	$\mu\text{A}$
		low-power mode				
		during ADC conversions	-	350	-	$\mu\text{A}$
$E_D$	differential linearity error	[2][3]	-	-	$\pm 1$	LSB
$E_{L(adj)}$	integral non-linearity	[4]	-	-	$\pm 5$	LSB
$E_O$	offset error	[5][6]	-	-	$\pm 2.5$	LSB
$E_G$	gain error	[7]	-	-	$\pm 0.3$	%
$E_T$	absolute error	[8]	-	-	7	LSB
$R_{vsi}$	voltage source interface resistance	[9]	-	1	-	$\text{k}\Omega$
$f_{clk(ADC)}$	ADC clock frequency		-	-	15.5	MHz
$f_c(ADC)$	ADC conversion frequency	[10]	-	-	500	kHz

[1] Select the ADC low-power mode by setting the LPWRMODE bit in the ADC CR register. See the *LPC1315/16/17/45/46/47 user manual*.

[2] The ADC is monotonic, there are no missing codes.

[3] The differential linearity error ( $E_D$ ) is the difference between the actual step width and the ideal step width. See [Figure 27](#).

[4] The integral non-linearity ( $E_{L(adj)}$ ) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See [Figure 27](#).

[5] The offset error ( $E_O$ ) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See [Figure 27](#).

[6] ADCOFFS value (bits 7:4) = 2 in the ADC TRM register. See the *LPC1315/16/17/45/46/47 user manual*.


[7] The gain error ( $E_G$ ) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See [Figure 27](#).

[8] The absolute error ( $E_T$ ) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve. See [Figure 27](#).

[9] See [Figure 27](#).

[10] The conversion frequency corresponds to the number of samples per second.

## 12.5 Reset pad configuration



## 12.6 ADC usage notes


The following guidelines show how to increase the performance of the ADC in a noisy environment beyond the ADC specifications listed in [Table 17](#):

- The ADC input trace must be short and as close as possible to the LPC1315/16/17/45/46/47 chip.
- The ADC input traces must be shielded from fast switching digital signals and noisy power supply lines.
- Because the ADC and the digital core share the same power supply, the power supply line must be adequately filtered.
- To improve the ADC performance in a very noisy environment, put the device in Sleep mode during the ADC conversion.

**Remark:** On the LQFP64 package, the analog power supply and the reference voltage can be connected on separate pins for better noise immunity.

### Footprint information for reflow soldering of LQFP64 package

**SOT314-2**



Generic footprint pattern

Refer to the package outline drawing for actual layout



solder land

--- occupied area

DIMENSIONS in mm

P1	P2	Ax	Ay	Bx	By	C	D1	D2	Gx	Gy	Hx	Hy
0.500	0.560	13.300	13.300	10.300	10.300	1.500	0.280	0.400	10.500	10.500	13.550	13.550

sot314-2 fr

**Fig 39. Reflow soldering of the LQFP64 package**

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b)

whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

## 17.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

**I<sup>2</sup>C-bus** — logo is a trademark of NXP B.V.

## 18. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 19. Contents

<b>1</b>	<b>General description</b> . . . . .	<b>1</b>	7.18.1.3	Watchdog oscillator . . . . .	33
<b>2</b>	<b>Features and benefits</b> . . . . .	<b>1</b>	7.18.2	System PLL and USB PLL . . . . .	33
<b>3</b>	<b>Applications</b> . . . . .	<b>3</b>	7.18.3	Clock output . . . . .	33
<b>4</b>	<b>Ordering information</b> . . . . .	<b>3</b>	7.18.4	Wake-up process . . . . .	33
4.1	Ordering options . . . . .	4	7.18.5	Power control . . . . .	33
<b>5</b>	<b>Block diagram</b> . . . . .	<b>5</b>	7.18.5.1	Power profiles . . . . .	34
<b>6</b>	<b>Pinning information</b> . . . . .	<b>6</b>	7.18.5.2	Sleep mode . . . . .	34
6.1	Pinning . . . . .	6	7.18.5.3	Deep-sleep mode . . . . .	34
6.2	Pin description . . . . .	12	7.18.5.4	Power-down mode . . . . .	35
<b>7</b>	<b>Functional description</b> . . . . .	<b>24</b>	7.18.5.5	Deep power-down mode . . . . .	35
7.1	On-chip flash programming memory . . . . .	24	7.18.6	System control . . . . .	35
7.2	EEPROM . . . . .	24	7.18.6.1	Reset . . . . .	35
7.3	SRAM . . . . .	24	7.18.6.2	Brownout detection . . . . .	35
7.4	On-chip ROM . . . . .	24	7.18.6.3	Code security (Code Read Protection - CRP) . . . . .	36
7.5	Memory map . . . . .	24	7.18.6.4	APB interface . . . . .	36
7.6	Nested Vectored Interrupt Controller (NVIC) . . . . .	25	7.18.6.5	AHBLite . . . . .	36
7.6.1	Features . . . . .	25	7.18.6.6	External interrupt inputs . . . . .	36
7.6.2	Interrupt sources . . . . .	26	7.19	Emulation and debugging . . . . .	36
7.7	IOCON block . . . . .	26	<b>8</b>	<b>Limiting values</b> . . . . .	<b>38</b>
7.7.1	Features . . . . .	26	<b>9</b>	<b>Static characteristics</b> . . . . .	<b>39</b>
7.8	General Purpose Input/Output GPIO . . . . .	26	9.1	BOD static characteristics . . . . .	42
7.8.1	Features . . . . .	27	9.2	Power consumption . . . . .	43
7.9	USB interface . . . . .	27	9.3	Electrical pin characteristics . . . . .	47
7.9.1	Full-speed USB device controller . . . . .	27	<b>10</b>	<b>Dynamic characteristics</b> . . . . .	<b>51</b>
7.9.1.1	Features . . . . .	27	10.1	Flash/EEPROM memory . . . . .	51
7.10	USART . . . . .	27	10.2	External clock . . . . .	51
7.10.1	Features . . . . .	28	10.3	Internal oscillators . . . . .	53
7.11	SSP serial I/O controller . . . . .	28	10.4	I/O pins . . . . .	54
7.11.1	Features . . . . .	28	10.5	I <sup>2</sup> C-bus . . . . .	54
7.12	I <sup>2</sup> C-bus serial I/O controller . . . . .	28	10.6	SSP interface . . . . .	56
7.12.1	Features . . . . .	29	<b>11</b>	<b>ADC electrical characteristics</b> . . . . .	<b>59</b>
7.13	12-bit ADC . . . . .	29	<b>12</b>	<b>Application information</b> . . . . .	<b>61</b>
7.13.1	Features . . . . .	29	12.1	Suggested USB interface solutions . . . . .	61
7.14	General purpose external event counter/timers . . . . .	29	12.2	XTAL input . . . . .	61
7.14.1	Features . . . . .	30	12.3	XTAL Printed-Circuit Board (PCB) layout guidelines . . . . .	63
7.15	Repetitive Interrupt (RI) timer . . . . .	30	12.4	Standard I/O pad configuration . . . . .	64
7.15.1	Features . . . . .	30	12.5	Reset pad configuration . . . . .	65
7.16	System tick timer . . . . .	30	12.6	ADC usage notes . . . . .	65
7.17	Windowed WatchDog Timer (WWDT) . . . . .	30	<b>13</b>	<b>Package outline</b> . . . . .	<b>66</b>
7.17.1	Features . . . . .	31	<b>14</b>	<b>Soldering</b> . . . . .	<b>69</b>
7.18	Clocking and power control . . . . .	31	<b>15</b>	<b>Abbreviations</b> . . . . .	<b>72</b>
7.18.1	Integrated oscillators . . . . .	31	<b>16</b>	<b>Revision history</b> . . . . .	<b>73</b>
7.18.1.1	Internal RC oscillator . . . . .	32	<b>17</b>	<b>Legal information</b> . . . . .	<b>74</b>
7.18.1.2	System oscillator . . . . .	33	17.1	Data sheet status . . . . .	74

continued &gt;&gt;