

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	I ² C, Microwire, SPI, SSI, SSP, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	26
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VQFN Exposed Pad
Supplier Device Package	32-HVQFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1317fhn33-551

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

32-bit ARM Cortex-M3 microcontroller

- Processor wake-up from Deep-sleep and Power-down modes via reset, selectable GPIO pins, watchdog interrupt, or USB port activity.
- ◆ Processor wake-up from Deep power-down mode using one special function pin.
- Integrated PMU (Power Management Unit) to minimize power consumption during Sleep, Deep-sleep, Power-down, and Deep power-down modes.
- Power-On Reset (POR).
- Brownout detect with up to four separate thresholds for interrupt and forced reset.

Handheld scanners

USB audio devices

- Unique device serial number for identification.
- Single 3.3 V power supply (2.0 V to 3.6 V).
- Temperature range –40 °C to +85 °C.
- Available as LQFP64, LQFP48, and HVQFN33 package.

3. Applications

- Consumer peripherals
- Medical
- Industrial control


4. Ordering information

Table 1.Ordering information

Type number	Package	ickage							
	Name	Description	Version						
LPC1345FHN33	HVQFN33	plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 \times 7 \times 0.85 mm	n/a						
LPC1345FBD48	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2						
LPC1346FHN33	HVQFN33	plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 \times 7 \times 0.85 mm	n/a						
LPC1346FBD48	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2						
LPC1347FHN33	HVQFN33	plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 \times 7 \times 0.85 mm	n/a						
LPC1347FBD48	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2						
LPC1347FBD64	LQFP64	LQFP64: plastic low profile quad flat package; 64 leads; body 10 \times 10 \times 1.4 mm	SOT314-2						
LPC1315FHN33	HVQFN33	plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 \times 7 \times 0.85 mm	n/a						
LPC1315FBD48	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2						
LPC1316FHN33	HVQFN33	plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 \times 7 \times 0.85 mm	n/a						
LPC1316FBD48	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2						
LPC1317FHN33	HVQFN33	plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 \times 7 \times 0.85 mm	n/a						
LPC1317FBD48	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2						
LPC1317FBD64	LQFP64	LQFP64: plastic low profile quad flat package; 64 leads; body 10 \times 10 \times 1.4 mm	SOT314-2						

32-bit ARM Cortex-M3 microcontroller


5. Block diagram



32-bit ARM Cortex-M3 microcontroller

6. Pinning information

6.1 Pinning



32-bit ARM Cortex-M3 microcontroller

Table 3. Pin description	I (LPC	1315/	/16/17	7 - no	USB)		
Symbol	LQFP64	LQFP48	HVQFN33		Reset state[1]	Type	Description
SWCLK/PIO0_10/SCK0/ CT16B0_MAT2	38	29	19	<u>[3]</u>	I; PU	I	SWCLK — Serial wire clock and test clock TCK for JTAG interface.
					-	I/O	PIO0_10 — General purpose digital input/output pin.
					-	0	SCK0 — Serial clock for SSP0.
					-	0	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.
TDI/PIO0_11/AD0/	42	32	21	[6]	I; PU	I	TDI — Test Data In for JTAG interface.
CT32B0_MAT3					-	I/O	PIO0_11 — General purpose digital input/output pin.
					-	Ι	AD0 — A/D converter, input 0.
					-	0	CT32B0_MAT3 — Match output 3 for 32-bit timer 0.
TMS/PIO0_12/AD1/	44	33	22	[6]	I; PU	Ι	TMS — Test Mode Select for JTAG interface.
CT32B1_CAP0					-	I/O	PIO_12 — General purpose digital input/output pin.
					-	I	AD1 — A/D converter, input 1.
					-	I	CT32B1_CAP0 — Capture input 0 for 32-bit timer 1.
TDO/PIO0_13/AD2/	45	34	23	[6]	I; PU	0	TDO — Test Data Out for JTAG interface.
CT32B1_MAT0					-	I/O	PIO0_13 — General purpose digital input/output pin.
					-	I	AD2 — A/D converter, input 2.
					-	0	CT32B1_MAT0 — Match output 0 for 32-bit timer 1.
TRST/PIO0_14/AD3/	46	35	24	[6]	I; PU	I	TRST — Test Reset for JTAG interface.
CT32B1_MAT1					-	I/O	PIO0_14 — General purpose digital input/output pin.
					-	I	AD3 — A/D converter, input 3.
					-	0	CT32B1_MAT1 — Match output 1 for 32-bit timer 1.
SWDIO/PIO0_15/AD4/	52	39	25	[6]	I; PU	I/O	SWDIO — Serial wire debug input/output.
CT32B1_MAT2					-	I/O	PIO0_15 — General purpose digital input/output pin.
					-	I	AD4 — A/D converter, input 4.
					-	0	CT32B1_MAT2 — Match output 2 for 32-bit timer 1.
PIO0_16/AD5/	53	40	26	[7]	I; PU	I/O	PIO0_16 — General purpose digital input/output pin.
CT32B1_MAT3/WAKEUP					-	I	AD5 — A/D converter, input 5.
					-	0	CT32B1_MAT3 — Match output 3 for 32-bit timer 1.
					-	I	WAKEUP — Deep power-down mode wake-up pin with 20 ns glitch filter. This pin must be pulled HIGH externally to enter Deep power-down mode and pulled LOW to exit Deep power-down mode. A LOW-going pulse as short as 50 ns wakes up the part.
PIO0_17/RTS/	60	45	30	[3]	I; PU	I/O	PIO0_17 — General purpose digital input/output pin.
CT32B0_CAP0/SCLK					-	0	RTS — Request To Send output for USART.
					-	I	CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.
					-	I/O	SCLK — Serial clock input/output for USART in synchronous mode.

Table 3. Pin description (LPC1315/16/17 - no USB)

32-bit ARM Cortex-M3 microcontroller

PIO0_1/CLKOUT/ 5 4 3 3 1; PU VO PIO0_0 - General purpose digital input/output pin. CT32B0_MAT2/ 5 4 3 3 1; PU VO PIO0_10 - General purpose digital input/output pin. CT32B0_MAT2/ 5 4 3 3 1; PU VO PIO0_10 - General purpose digital input/output pin. CT32B0_MAT2/ 5 4 3 3 1; PU VO PIO0_10 - General purpose digital input/output pin. CT32B0_MAT2/ 0 CLKOUT - Clockout pin. 0 CLKOUT - Clockout pin. USB_FTOGGLE - 0 CLKOUT - Clockout pin. 0 0 PIO0_2/SSEL0/ 13 10 8 1; PU VO PIO0_2 - General purpose digital input/output pin. CT16B0_CAPO 13 10 8 1; PU VO PIO0_2 - General purpose digital input/output pin. PIO0_3/USB_VBUS 19 14 9 1; PU VO PIO0_2 - General purpose digital input/output pin. PIO0_6//SCL 20 15 10 1 IA VO PIO0_2 - General purpose digital input/output pin. (po	Symbol	LQFP64	LQFP48	HVQFN33		Reset state ^[1]	Type	Description
PIO0_1/CLKOUT/ CT32B0_MAT2/ USB_FTOGGLE 5 4 3 [3] I; PU I/O PIO0_1 — General purpose digital input/output pin. LOW level on this pin during reset starts the ISP command handler or the USB device enumeration. PIO0_2XSSEL0/ CT16B0_CAP0 13 10 8 [3] I; PU I/O PIO0_2 — General purpose digital input/output pin. CT16B0_CAP0 13 10 8 [3] I; PU I/O PIO0_2 — General purpose digital input/output pin. V/O SSEL0 — Slave select for SSP0. PIO0_3/USB_VBUS 19 14 9 [3] I; PU I/O PIO0_3 — General purpose digital input/output pin. USB device enumeration. PIO0_3/USB_VBUS 19 14 9 [3] I; PU I/O PIO0_3 — General purpose digital input/output pin. LOW level on this pin during reset starts the ISP command handler. A HIGH level during reset starts the ISP command handler. A HIGH level during reset starts the ISP command handler. A HIGH level during reset starts the ISP command handler. A HIGH level during reset starts the ISP command handler. A HIGH level during reset starts the ISP command handler. A HIGH level during reset starts the ISP command handler. A HIGH level during reset starts the ISP command handler. A HIGH level during reset starts the ISP command handler. A HIGH level during reset starts the ISP command handler. A HIGH level during reset starts the ISP command handler. A HIGH level during reset	RESET/PIO0_0	4	3	2	[2]	I; PU	1	address 0. This pin also serves as the debug select input. LOW level selects the JTAG boundary scan. HIGH level
CT32B0_MAT2/ USB_FTOGGLE Low level on this pin during reset starts the ISP command handler or the USB device enumeration. - O CLKOUT — Clockout pin. - O USB_FTOGGLE — USB 1 ms Start-of-Frame signa PIO0_2/SSEL0/ CT16B0_CAP0 13 10 8 [2] 1; PU V/O PIO0_2 — General purpose digital input/output pin. CT16B0_CAP0 13 10 8 [2] 1; PU V/O PIO0_2 — General purpose digital input/output pin. PIO0_3/USB_VBUS 19 14 9 [2] 1; PU V/O PIO0_3 — General purpose digital input/output pin. PIO0_3/USB_VBUS 19 14 9 [2] 1; PU V/O PIO0_4 — General purpose digital input/output pin. PIO0_4/SCL 20 15 10 [4] IA V/O PIO0_4 — General purpose digital input/output pin. PIO0_5/SDA 21 16 11 [4] I/O PIO0_5 — General purpose digital input/output pin. PIO0_6/USB_CONNECT/ 29 22 15 [1] [4] I/O PIO0_5 — General purpose digital input/output pin. SCK0 20 16 11						-	I/O	PIO0_0 — General purpose digital input/output pin.
$\begin{split} \text{PIO0_2/SSEL0/} & \text{CT32B0_MAT2} - \text{Match output 2 for 32-bit timer 0.} \\ & \text{O} & \text{USB_FTOGGLE} - \text{USB 1 ms Start-of-Frame signal} \\ \text{PIO0_2/SSEL0/} & \text{CT16B0_CAP0} & \text{CT16B0_CAP0} & \text{CT16B0_CAP0} & \text{CT16B0_CAP0} & \text{CT16B0_CAP0} - \text{Capture input 0 for 16-bit timer 0} \\ \text{IVO} & \text{SSEL0} - \text{Slave select for SSP0.} & \text{I} & \text{CT16B0_CAP0} - \text{Capture input 0 for 16-bit timer 0} \\ \text{PIO0_3/USB_VBUS} & \text{19} & \text{14} & \text{9} & \text{13} & \text{IV} & \text{PIO0_3} - \text{General purpose digital input/output prin.} \\ \text{LOW level on this proposed input 0 for 16-bit timer 0} \\ \text{PIO0_4/SCL} & \text{20} & \text{15} & \text{10} & \text{14} & \text{9} & \text{13} & \text{IV} & \text{PIO0_4} - \text{General purpose digital input/output prin.} \\ LOW level on this presence of USB bus prince of uSB bus pr$	CT32B0_MAT2/	5	4	3	<u>[3]</u>	I; PU	I/O	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$						-	0	CLKOUT — Clockout pin.
$\begin{array}{c} PIO0_2/SSEL0/\\ CT16B0_CAP0 & 13 & 10 & 8 & 13 \\ CT16B0_CAP0 & 13 & 10 & 8 & 13 \\ CT16B0_CAP0 & 13 & 10 & 8 & 13 \\ CT16B0_CAP0 & CP0_2 - General purpose digital input/output pin. \\ CT16B0_CAP0 - Capture input 0 for 16-bit timer 0 \\ IOD_3/USB_VBUS & 19 & 14 & 9 & 13 \\ IPO0_3/USB_VBUS & 19 & 14 & 9 & 13 \\ IPO0_4/SCL & 19 & 14 & 9 & 13 \\ IPO0_4/SCL & 20 & 15 & 10 & 14 \\ IPO0_4/SCL & 20 & 15 & 10 & 14 \\ IPO0_4/SCL & 20 & 15 & 10 & 14 \\ IPO0_6/USB_CONNECT/ & 21 & 16 & 11 & 14 \\ IPO0_6/USB_CONNECT/ & 29 & 22 & 15 & 11 \\ IPO0_6/USB_CONNECT/ & 29 & 22 & 15 & 12 \\ IPO0_6/USB_CONNECT/ & 29 & 22 & 15 & 12 \\ IPO0_6/USB_CONNECT/ & 29 & 22 & 15 & 12 \\ IPO0_6/USB_CONNECT/ & 29 & 22 & 15 & 12 \\ IPO0_6/USB_CONNECT/ & 29 & 23 & 16 & 12 \\ IPO0_6/USB_CONNECT/ & 30 & 23 & 16 & 15 \\ IPO0_8/MISOO/ & 36 & 27 & 17 & 13 \\ IPO0_8/MISOO/ & 36 & 27 & 17 & 13 \\ IPO0_8/MISOO/ & 36 & 27 & 17 & 13 \\ IPO0_8/MISOO/ & 36 & 27 & 17 & 13 \\ IPO0_8/MISOO/ & 36 & 27 & 17 & 13 \\ IPO0_6/USB_CONNECT/ & 10 & 13 & IPOU_6 - General purpose digital input/output pin. \\ IPO0_8/MISOO/ & 36 & 27 & 17 & 13 \\ IPO0_8/MISOO/ & 36 & 27 & 17 & 13 \\ IPOU_6/USB_CONSECT & 10 & 11 & IPOU_6 - General purpose digital input/output pin. \\ IPOD_8/MISOO/ & 36 & 27 & 17 & 13 \\ IPOU_1 & IPOU_6 - General purpose digital input/output pin. \\ IPOD_8/MISOO/ & 36 & 27 & 17 & 13 \\ IPOU_1 & IPOU_6 - General purpose digital input/output pin. \\ IPOD_6 - ICasT - Clear To Send input for USART. \\ IPOD_8/MISOO/ & 36 & 27 & 17 & 13 \\ IPOU_1 & IPOU_6 - General purpose digital input/output pin. \\ IPOD_6 - IPOD_7 - General purpose digital input$						-	0	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.
$ \begin{array}{c} \mbox{CT16B0_CAP0} & \mbox{I/O} & \mbox{SSEL0} \ - \ Slave select for SSP0. \\ \mbox{I} & \mbox{CT16B0_CAP0} \ - \ Capture input 0 for 16-bit timer 0 \\ \mbox{I} & $						-	0	USB_FTOGGLE — USB 1 ms Start-of-Frame signal.
$\frac{1}{100} \text{SOLC} - \text{Capture input 0 for 16-bit time 0} \\ \text{CT16B0_CAP0} - Capture input 0 for 16-bit time 0} \\ \text{PIO0_3/USB_VBUS} 19 14 9 [2] I; PU I/O PIO0_3 - \text{General purpose digital input/output pin.} \\ \text{LOW level on this pin during reset starts the ISP command handler. A HIGH level during reset starts to USB device enumeration.} \\ - I \text{USB_VBUS} - Monitors the presence of USB bus pints of the$		13	10	8	[3]	I; PU	I/O	PIO0_2 — General purpose digital input/output pin.
$\begin{array}{c} PIO0_3/USB_VBUS \\ PIO0_3/USB_VBUS \\ PIO0_3/USB_VBUS \\ 19 & 14 & 9 & \overset{[3]}{} & I; PU & I/O \\ & & PIO0_3 & - General purpose digital input/output pin. \\ LOW level on this pin during reset starts the ISP command handler. A HIGH level during reset starts the ISP command handler. A HIGH level during reset starts the USB device enumeration. \\ & & I & USB_VBUS & \mathsf{-Monitors the presence of USB bus pre$	CT16B0_CAP0						I/O	SSEL0 — Slave select for SSP0.
PIO0_4/SCL 20 15 10 1 USB_device enumeration. - I USB_device enumeration. PIO0_4/SCL 20 15 10 14 I/O PIO0_4 — General purpose digital input/output pin (open-drain). PIO0_5/SDA 21 16 11 14 I/O PIO0_5 — General purpose digital input/output pin (open-drain). PIO0_5/SDA 21 16 11 14 I/O PIO0_5 — General purpose digital input/output pin (open-drain). PIO0_6/USB_CONNECT/ 29 22 15 13 I,PU I/O PIO0_6 — General purpose digital input/output pin (open-drain). SCK0 29 22 15 13 I,PU I/O PIO0_6 — General purpose digital input/output pin (open-drain). SCK0 29 22 15 13 I,PU I/O PIO0_6 — General purpose digital input/output pin (open-drain). SCK0 29 21 15 12 I,PU I/O PIO0_6 — General purpose digital input/output pin (SCK0 — Serial clock for SSP0. USB_CONNECT — Signal used to switch an exterm 1.5 kΩ resistor under software control. Used with the softConnect USB feature. I/O SCK0 — Serial clock for SSP0. I/O							I	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	PIO0_3/USB_VBUS	19	14	9	<u>[3]</u>	I; PU	I/O	command handler. A HIGH level during reset starts the
$\frac{1}{(\text{open-drain})}.$ $\frac{1}{(\text{open-drain}$						-	I	USB_VBUS — Monitors the presence of USB bus power.
PIO0_5/SDA 21 16 11 [4] IA I/O PIO0_5 — General purpose digital input/output pin (open-drain). PIO0_5/SDA 21 16 11 [4] IA I/O PIO0_5 — General purpose digital input/output pin (open-drain). PIO0_6/USB_CONNECT/ 29 22 15 [3] I; PU I/O PIO0_6 — General purpose digital input/output pin. SCK0 29 22 15 [3] I; PU I/O PIO0_6 — General purpose digital input/output pin. SCK0 29 22 15 [3] I; PU I/O PIO0_6 — General purpose digital input/output pin. SCK0 29 22 15 [3] I; PU I/O PIO0_6 — General purpose digital input/output pin. SCK0 29 22 15 [3] I; PU I/O PIO0_6 — General purpose digital input/output pin. - 0 USB_CONNECT — Signal used to switch an extern 1.5 kΩ resistor under software control. Used with the SoftConnect USB feature. - I/O SCK0 — Serial clock for SSP0. PIO0_7/CTS 30 23 16 [5] I; PU I/O PIO0_7 — General purpose dig	PIO0_4/SCL	20	15	10	[4]	IA	I/O	
(open-drain). (open-drain). I/O SDA — I²C-bus data input/output (open-drain). High-current sink only if I²C Fast-mode Plus is select the I/O configuration register. PIO0_6/USB_CONNECT/ 29 22 15 ^[3] I; PU I/O PIO0_6 — General purpose digital input/output pin. O USB_CONNECT — Signal used to switch an extern 1.5 kΩ resistor under software control. Used with the SoftConnect USB feature. I/O SCK0 — Serial clock for SSP0. PIO0_7/CTS 30 23 16 ^[5] I; PU I/O PIO0_7 — General purpose digital input/output pin (high-current output driver). I CTS — Clear To Send input for USART. PIO0_8/MISO0/ 36 27 17 ^[3] I; PU I/O PIO0_8 — General purpose digital input/output pin. 						-	I/O	High-current sink only if I ² C Fast-mode Plus is selected in
PIO0_6/USB_CONNECT/ 29 22 15 I; PU I/O PIO0_6 — General purpose digital input/output pin. SCK0 29 22 15 I; PU I/O PIO0_6 — General purpose digital input/output pin. SCK0 - 0 USB_CONNECT — Signal used to switch an extern 1.5 kΩ resistor under software control. Used with the SoftConnect USB feature. - I/O SCK0 — Serial clock for SSP0. PIO0_7/CTS 30 23 16 I; PU I/O PIO0_7 — General purpose digital input/output pin (high-current output driver). - I CTS — Clear To Send input for USART. I; PU I/O PIO0_8 — General purpose digital input/output pin.	PIO0_5/SDA	21	16	11	[4]	IA	I/O	
SCK0 - O USB_CONNECT — Signal used to switch an extern 1.5 kΩ resistor under software control. Used with the SoftConnect USB feature. - I/O SCK0 — Serial clock for SSP0. PIO0_7/CTS 30 23 16 I; PU I/O PIO0_7 — General purpose digital input/output pin (high-current output driver). - I CTS — Clear To Send input for USART. PIO0_8/MISO0/ 36 27 17 I; PU I/O PIO0_8 — General purpose digital input/output pin.						-	I/O	High-current sink only if I ² C Fast-mode Plus is selected in
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -		29	22	15	[3]	I; PU	I/O	PIO0_6 — General purpose digital input/output pin.
PIO0_7/CTS 30 23 16 5 I; PU I/O PIO0_7 — General purpose digital input/output pin (high-current output driver). - I CTS — Clear To Send input for USART. PIO0_8/MISO0/ 36 27 17 3 I; PU I/O PIO0_8 — General purpose digital input/output pin.	SCK0					-	0	USB_CONNECT — Signal used to switch an external 1.5 k Ω resistor under software control. Used with the SoftConnect USB feature.
(high-current output driver). - I CTS — Clear To Send input for USART. PIO0_8/MISO0/ 36 27 17 I; PU I/O PIO0_8 — General purpose digital input/output pin.						-	I/O	SCK0 — Serial clock for SSP0.
PIO0_8/MISO0/ 36 27 17 3 I; PU I/O PIO0_8 — General purpose digital input/output pin.	PIO0_7/CTS	30	23	16	[5]	I; PU	I/O	
						-	I	CTS — Clear To Send input for USART.
	PIO0_8/MISO0/	36	27	17	[3]	I; PU	I/O	PIO0_8 — General purpose digital input/output pin.
- I/O MISO0 — Master In Slave Out for SSP0.	CT16B0_MAT0					-	I/O	MISO0 — Master In Slave Out for SSP0.
						-		CT16B0_MAT0 — Match output 0 for 16-bit timer 0.

Table 4. Pin description (LPC1345/46/47 - with USB)

Product data sheet

32-bit ARM Cortex-M3 microcontroller




Fig 8. LPC1315/16/17/45/46/47 memory map

7.6 Nested Vectored Interrupt Controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC) is an integral part of the Cortex-M3. The tight coupling to the CPU allows for low interrupt latency and efficient processing of late arriving interrupts.

7.6.1 Features

- Controls system exceptions and peripheral interrupts.
- In the LPC1315/16/17/45/46/47, the NVIC supports up to 32 vectored interrupts.
- Eight programmable interrupt priority levels with hardware priority level masking.

© NXP B.V. 2012. All rights reserved.

32-bit ARM Cortex-M3 microcontroller

• Software interrupt generation.

7.6.2 Interrupt sources

Each peripheral device has one interrupt line connected to the NVIC but may have several interrupt flags. Individual interrupt flags may also represent more than one interrupt source.

7.7 IOCON block

The IOCON block allows selected pins of the microcontroller to have more than one function. Configuration registers control the multiplexers to allow connection between the pin and the on-chip peripherals.

Peripherals should be connected to the appropriate pins prior to being activated and prior to any related interrupt(s) being enabled. Activity of any enabled peripheral function that is not mapped to a related pin should be considered undefined.

7.7.1 Features

- Programmable pull-up, pull-down, or repeater mode.
- All GPIO pins (except PIO0_4 and PIO0_5) are pulled up to 3.3 V (V_{DD} = 3.3 V) if their pull-up resistor is enabled.
- Programmable pseudo open-drain mode.
- Programmable 10-ns glitch filter on pins PIO0_22, PIO0_23, and PIO0_11 to PIO0_16. The glitch filter is turned off by default.
- Programmable hysteresis.
- Programmable input inverter.

7.8 General Purpose Input/Output GPIO

Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Multiple outputs can be set or cleared in one write operation.

LPC1315/16/17/45/46/47 use accelerated GPIO functions:

- GPIO registers are a dedicated AHB peripheral so that the fastest possible I/O timing can be achieved.
- Entire port value can be written in one instruction.

Any GPIO pin providing a digital function can be programmed to generate an interrupt on a level, a rising or falling edge, or both.

The GPIO block consists of three parts:

- 1. The GPIO ports.
- 2. The GPIO pin interrupt block to control eight GPIO pins selected as pin interrupts.
- 3. Two GPIO group interrupt blocks to control two combined interrupts from all GPIO pins.

32-bit ARM Cortex-M3 microcontroller

The USART includes full modem control, support for synchronous mode, and a smart card interface. The RS-485/9-bit mode allows both software address detection and automatic address detection using 9-bit mode.

The USART uses a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

7.10.1 Features

- Maximum USART data bit rate of 3.125 Mbit/s.
- 16-byte receive and transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- Fractional divider for baud rate control, auto baud capabilities and FIFO control mechanism that enables software flow control implementation.
- Support for RS-485/9-bit mode.
- Support for modem control.
- Support for synchronous mode.
- Includes smart card interface (ISO 7816-3).

7.11 SSP serial I/O controller

The SSP controllers are capable of operation on a SSP, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. Only a single master and a single slave can communicate on the bus during a given data transfer. The SSP supports full duplex transfers, with frames of 4 bits to 16 bits of data flowing from the master to the slave and from the slave to the master. In practice, often only one of these data flows carries meaningful data.

7.11.1 Features

- Maximum SSP speed of 25 Mbit/s (master) or 4.17 Mbit/s (slave) (in SSP mode)
- Compatible with Motorola SPI, 4-wire Texas Instruments SSI, and National Semiconductor Microwire buses
- Synchronous serial communication
- Master or slave operation
- 8-frame FIFOs for both transmit and receive
- 4-bit to 16-bit frame

7.12 I²C-bus serial I/O controller

The LPC1315/16/17/45/46/47 contain one I²C-bus controller.

The I²C-bus is bidirectional for inter-IC control using only two wires: a Serial Clock line (SCL) and a Serial Data line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g., an LCD driver) or a transmitter with the capability to both receive and send information (such as memory). Transmitters and/or

32-bit ARM Cortex-M3 microcontroller

receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I²C is a multi-master bus and can be controlled by more than one bus master connected to it.

7.12.1 Features

- The I²C-interface is an I²C-bus compliant interface with open-drain pins. The I²C-bus interface supports Fast-mode Plus with bit rates up to 1 Mbit/s.
- Easy to configure as master, slave, or master/slave.
- Programmable clocks allow versatile rate control.
- Bidirectional data transfer between masters and slaves.
- Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I²C-bus can be used for test and diagnostic purposes.
- The I²C-bus controller supports multiple address recognition and a bus monitor mode.

7.13 12-bit ADC

The LPC1315/16/17/45/46/47 contains one ADC. It is a single 12-bit successive approximation ADC with eight channels.

7.13.1 Features

- 12-bit successive approximation ADC.
- Input multiplexing among 8 pins and three internal sources.
- Low-power mode.
- 10-bit double-conversion rate mode (conversion rate of up to 1 Msample/s).
- Measurement range VREFN to VREFP (typically 3 V; not to exceed VDDA voltage level).
- 12-bit conversion rate of up to 500 kHz.
- Burst conversion mode for single or multiple inputs.
- Optional conversion on transition of input pin or timer match signal.
- On the LQFP64 package, power and reference pins (V_{DDA}, V_{SSA}, VREFP, VREFN) are brought out on separate pins for superior noise immunity.

7.14 General purpose external event counter/timers

The LPC1315/16/17/45/46/47 includes two 32-bit counter/timers and two 16-bit counter/timers. The counter/timer is designed to count cycles of the system derived clock. It can optionally generate interrupts or perform other actions at specified timer values, based on four match registers. Each counter/timer also includes one capture input to trap the timer value when an input signal transitions, optionally generating an interrupt.

32-bit ARM Cortex-M3 microcontroller

7.14.1 Features

- A 32-bit/16-bit timer/counter with a programmable 32-bit/16-bit prescaler.
- Counter or timer operation.
- One capture channel per timer, that can take a snapshot of the timer value when an input signal transitions. A capture event may also generate an interrupt.
- Four match registers per timer that allow:
 - Continuous operation with optional interrupt generation on match.
 - Stop timer on match with optional interrupt generation.
 - Reset timer on match with optional interrupt generation.
- Up to four external outputs corresponding to match registers, with the following capabilities:
 - Set LOW on match.
 - Set HIGH on match.
 - Toggle on match.
 - Do nothing on match.
- The timer and prescaler may be configured to be cleared on a designated capture event. This feature permits easy pulse-width measurement by clearing the timer on the leading edge of an input pulse and capturing the timer value on the trailing edge.

7.15 Repetitive Interrupt (RI) timer

The repetitive interrupt timer provides a free-running 48-bit counter which is compared to a selectable value, generating an interrupt when a match occurs. Any bits of the timer/compare can be masked such that they do not contribute to the match detection. The repetitive interrupt timer can be used to create an interrupt that repeats at predetermined intervals.

7.15.1 Features

- 48-bit counter running from the main clock. Counter can be free-running or can be reset when an RIT interrupt is generated.
- 48-bit compare value.
- 48-bit compare mask. An interrupt is generated when the counter value equals the compare value, after masking. This allows for combinations not possible with a simple compare.
- Support for ETM timestamp generator.

7.16 System tick timer

The ARM Cortex-M3 includes a system tick timer (SYSTICK) that is intended to generate a dedicated SYSTICK exception at a fixed time interval (typically 10 ms).

7.17 Windowed WatchDog Timer (WWDT)

The purpose of the watchdog is to reset the controller if software fails to periodically service it within a programmable time window.

32-bit ARM Cortex-M3 microcontroller

The RESET pin selects between the JTAG boundary scan (RESET = LOW) and the ARM SWD debug (RESET = HIGH). The ARM SWD debug port is disabled while the LPC1315/16/17/45/46/47 is in reset.

Remark: Boundary scan operations should not be started until 250 μ s after POR, and the test TAP should be reset after the boundary scan. Boundary scan is not affected by Code Read Protection.

Remark: The JTAG interface cannot be used for debug purposes.

32-bit ARM Cortex-M3 microcontroller

Symbol	Parameter	Conditions		Min	Typ <u>[1]</u>	Max	Unit
lон	HIGH-level output current	$2.5 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V};$ $\text{V}_{\text{OH}} = \text{V}_{\text{DD}} - 0.4 \text{ V}$		-4	-	-	mA
		$\begin{array}{l} 2.0 \ \text{V} \leq \text{V}_{\text{DD}} \ < 2.5 \ \text{V}; \\ \text{V}_{\text{OH}} = \text{V}_{\text{DD}} - 0.4 \ \text{V} \end{array}$		-3	-	-	mA
lol	LOW-level output	$2.5~\text{V} \leq \text{V}_{DD} \leq 3.6~\text{V};~\text{V}_{OL}$ = 0.4 V		4	-	-	mA
	current	$2.0~V \leq V_{DD}~<2.5$ V; V_{OL} = 0.4 V		3	-	-	mA
loнs	HIGH-level short-circuit output current	V _{OH} = 0 V	-	-	-45	mA	
OLS	LOW-level short-circuit output current	$V_{OL} = V_{DD}$	-	-	50	mA	
pd	pull-down current	V ₁ = 5 V		10	50	150	μΑ
l _{pu}	pull-up current	$V_I = 0 V;$		-15	-50	-85	μΑ
		$2.0~V < V_{DD} \leq 3.6~V$					
		V _{DD} = 2.0 V		-10	-50	-85	μΑ
		$V_{DD} < V_I < 5 V$		0	0	0	μA
High-dri	ve output pin (PIO0_7)						
IIL	LOW-level input current	$V_I = 0 V$; on-chip pull-up resistor disabled		-	0.5	10	nA
I _{IH}	HIGH-level input current	$V_I = V_{DD}$; on-chip pull-down resistor disabled		-	0.5	10	nA
l _{oz}	OFF-state output current	$V_O = 0 V$; $V_O = V_{DD}$; on-chip pull-up/down resistors disabled		-	0.5	10	nA
VI	input voltage	pin configured to provide a digital function	[12][13] [14]	0	-	5.0	V
Vo	output voltage	output active		0	-	V_{DD}	V
V _{IH}	HIGH-level input voltage			0.7V _{DD}	-	-	V
VIL	LOW-level input voltage			-	-	$0.3V_{DD}$	V
V _{hys}	hysteresis voltage			0.4	-	-	V
V _{OH}	HIGH-level output	$2.5~\text{V} \leq \text{V}_{DD} \leq 3.6~\text{V};~\text{I}_{OH}$ = -20 mA		$V_{DD}-0.4$	-	-	V
	voltage	$2.0 \text{ V} \leq \text{V}_{\text{DD}}$ < 2.5 V; I_{OH} = -12 mA		$V_{DD}-0.4$	-	-	V
V _{OL}	LOW-level output	$2.5~\text{V} \leq \text{V}_{DD} \leq 3.6~\text{V};~\text{I}_{OL}$ = 4 mA		-	-	0.4	V
	voltage	$2.0 \text{ V} \leq \text{V}_{\text{DD}}$ < 2.5 V; I _{OL} = 3 mA		-	-	0.4	V
I _{ОН}	HIGH-level output current	$\begin{array}{l} \text{2.5 V} \leq \text{V}_{\text{DD}} \leq \text{3.6 V}; \\ \text{V}_{\text{OH}} = \text{V}_{\text{DD}} - 0.4 \text{ V} \end{array}$		20	-	-	mA
		$\label{eq:VDD} \begin{array}{l} 2.0 \ V \leq V_{DD} < 2.5 \ V; \\ V_{OH} = V_{DD} - 0.4 \ V; \end{array}$		12	-	-	mA
l _{OL}	LOW-level output	$2.5~\text{V} \leq \text{V}_{DD} \leq 3.6~\text{V};~\text{V}_{OL}$ = 0.4 V		4	-	-	mA
	current	2.0 V \leq V_{DD} < 2.5 V; V_{OL} = 0.4 V		3	-	-	mA
I _{OLS}	LOW-level short-circuit output current	$V_{OL} = V_{DD}$	[15]	-	-	50	mA
I _{pd}	pull-down current	V ₁ = 5 V		10	50	150	μA

Table 6. Static characteristics ... continued

32-bit ARM Cortex-M3 microcontroller

Symbol	Parameter	Conditions		Min	Typ <u>[1]</u>	Max	Uni
pu	pull-up current	$V_{I} = 0 V$ 2.0 V < $V_{DD} \le 3.6 V$		-15	-50	-85	μΑ
		V _{DD} = 2.0 V		-10	-50	-85	μA
		$V_{DD} < V_{I} < 5 V$		0	0	0	μA
² C-bus	pins (PIO0_4 and PIO0_	5)					
V _{IH}	HIGH-level input voltage			$0.7V_{DD}$	-	-	V
V _{IL}	LOW-level input voltage			-	-	$0.3V_{DD}$	V
V _{hys}	hysteresis voltage			-	$0.05V_{DD}$	-	V
lol	LOW-level output current	V_{OL} = 0.4 V; l ² C-bus pins configured as standard mode pins 2.5 V \leq V _{DD} \leq 3.6 V		3.5	-	-	mA
		$2.0 \text{ V} \le \text{V}_{\text{DD}} < 2.5 \text{ V}$		3.0	-	-	mA
lol	LOW-level output current	$V_{OL} = 0.4$ V; I ² C-bus pins configured as Fast-mode Plus pins		20	-	-	mA
		$2.5~\text{V} \leq \text{V}_{\text{DD}} \leq 3.6~\text{V}$					
		$2.0 \text{ V} \leq \text{V}_{\text{DD}}$ < 2.5 V		16	-	-	
LI	input leakage current	$V_{I} = V_{DD}$	[16]	-	2	4	μA
		V _I = 5 V		-	10	22	μA
Oscillato	or pins						
V _{i(xtal)}	crystal input voltage			-0.5	1.8	1.95	V
V _{o(xtal)}	crystal output voltage			-0.5	1.8	1.95	V
USB pin	s						
l _{oz}	OFF-state output current	0 V < V _I < 3.3 V	[2]	-	-	±10	μA
V _{BUS}	bus supply voltage		[2]	-	-	5.25	V
V _{DI}	differential input sensitivity voltage	(D+) – (D–)	[2]	0.2	-	-	V
V _{CM}	differential common mode voltage range	includes V _{DI} range	[2]	0.8	-	2.5	V
√ _{th(rs)se}	single-ended receiver switching threshold voltage		[2]	0.8	-	2.0	V
V _{OL}	LOW-level output voltage	for low-/full-speed; R _L of 1.5 kΩ to 3.6 V	[2]	-	-	0.18	V
V _{OH}	HIGH-level output voltage	driven; for low-/full-speed; R_L of 15 k Ω to GND	[2]	2.8	-	3.5	V
C _{trans}	transceiver capacitance	pin to GND	[2]	-	-	20	pF
Z _{DRV}	driver output impedance for driver which is not high-speed capable	with 33 Ω series resistor; steady state drive	[17][2]	36	-	44.1	Ω

Table 6. Static characteristics ...continued

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.


[2] For USB operation 3.0 V \leq V_{DD} \leq 3.6 V. Guaranteed by design.

32-bit ARM Cortex-M3 microcontroller

9.2 Power consumption

Power measurements in Active, Sleep, and Deep-sleep modes were performed under the following conditions (see LPC1315/16/17/45/46/47 *user manual*):

- Configure all pins as GPIO with pull-up resistor disabled in the IOCON block.
- Configure GPIO pins as outputs using the GPIOnDIR registers.
- Write 0 to all GPIOnDATA registers to drive the outputs LOW.



32-bit ARM Cortex-M3 microcontroller

10.3 Internal oscillators

Table 12. Dynamic characteristics: IRC

 $T_{amb} = -40 \text{ °C to } +85 \text{ °C}; 2.7 \text{ V} \le V_{DD} \le 3.6 \text{ V}_{11}.$

Symbol	Parameter	Conditions	Min	Typ <u>[2]</u>	Max	Unit
f _{osc(RC)}	internal RC oscillator frequency	-	11.88	12	12.12	MHz

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.




Table 13. Dynamic characteristics: Watchdog oscillator


Symbol	Parameter	Conditions		Min	Typ <u>[1]</u>	Max	Unit
f _{osc(int)}	internal oscillator frequency	DIVSEL = 0x1F, FREQSEL = 0x1 in the WDTOSCCTRL register;	[2][3]	-	9.4	-	kHz
		DIVSEL = 0x00, FREQSEL = 0xF in the WDTOSCCTRL register	[2][3]	-	2300	-	kHz

[1] Typical ratings are not guaranteed. The values listed are at nominal supply voltages.


[2] The typical frequency spread over processing and temperature ($T_{amb} = -40 \text{ °C to } +85 \text{ °C}$) is ±40 %.

[3] See the LPC1315/16/17/45/46/47 user manual.


32-bit ARM Cortex-M3 microcontroller



32-bit ARM Cortex-M3 microcontroller



32-bit ARM Cortex-M3 microcontroller



In slave mode the input clock signal should be coupled by means of a capacitor of 100 pF (<u>Figure 30</u>), with an amplitude between 200 mV(RMS) and 1000 mV(RMS). This corresponds to a square wave signal with a signal swing of between 280 mV and 1.4 V. The XTALOUT pin in this configuration can be left unconnected.

External components and models used in oscillation mode are shown in Figure 31 and in Table 18 and Table 19. Since the feedback resistance is integrated on chip, only a crystal and the capacitances C_{X1} and C_{X2} need to be connected externally in case of fundamental mode oscillation (the fundamental frequency is represented by L, C_L and R_S). Capacitance C_P in Figure 31 represents the parallel package capacitance and should not be larger than 7 pF. Parameters F_{OSC} , C_L , R_S and C_P are supplied by the crystal manufacturer.





Table 18. Recommended values for C_{X1}/C_{X2} in oscillation mode (crystal and external components parameters) low frequency mode

Fundamental oscillation frequency F _{OSC}	Crystal load capacitance C _L	Maximum crystal series resistance R _S	External load capacitors C _{X1} , C _{X2}
1 MHz - 5 MHz	10 pF	< 300 Ω	18 pF, 18 pF
	20 pF	< 300 Ω	39 pF, 39 pF
	30 pF	< 300 Ω	57 pF, 57 pF
All information prov	rided in this document is subject to le	egal disclaimers.	© NXP B.V. 2012. All rights reserved.

32-bit ARM Cortex-M3 microcontroller

13. Package outline



HVQFN33: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 x 7 x 0.85 mm

Fig 34. Package outline HVQFN33

All information provided in this document is subject to legal disclaimers.

32-bit ARM Cortex-M3 microcontroller

16. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
LPC1315_16_17_45_46_47 v.3	20120920	Product data sheet	-	LPC1315_16_17_45_46_47 v.2
	 Reflow sold 	lering drawing corrected	for the HVC	QFN33 package. See <u>Figure 37</u> .
	 BOD interru 	upt trigger level 0 remove	ed. See <u>Tab</u>	<u>le 7</u> .
		ration diagrams updated rrected in <u>Figure 4</u> to <u>Fic</u>		n of index sector relative to part
LPC1315_16_17_45_46_47 v.2	20120718	Product data sheet	-	LPC1315_16_17_45_46_47 v.1
Modifications:	 Data sheet 	status changed to Produ	uct data she	et.
	 Parameters <u>Table 6</u>. 	s V _{OL} , V _{OH} , I _{OL} , I _{OH} upda	ited for volta	age range 2.0 V \leq V_{DD} < 2.5 V in
		The peak current is limite moved from parameters		es the corresponding maximum in <u>Table 5</u> .
	 Typical ope Section 7.1 	0	watchdog c	oscillator corrected in <u>Table 13</u> and
LPC1315_16_17_45_46_47 v.1	20120229	Preliminary data sheet	-	-