

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	I ² C, Microwire, SPI, SSI, SSP, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	40
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1345fbd48-151


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


32-bit ARM Cortex-M3 microcontroller

6. Pinning information

6.1 Pinning




32-bit ARM Cortex-M3 microcontroller



NXP Semiconductors

LPC1315/16/17/45/46/47

32-bit ARM Cortex-M3 microcontroller



LPC1315_16_17_45_46_47

32-bit ARM Cortex-M3 microcontroller

Table 5.	Fin description (LFC	1010/		, 000,		
Symbol	LQFP64	LQFP48	HVQFN33	Reset state[1]	Type	Description
VREFP	64	-	-	-	-	ADC positive reference voltage: This should be nominally the same voltage as V_{DDA} but should be isolated to minimize noise and error. Level on this pin is used as a reference for ADC. This pin should be tied to 3.3 V if the ADC is not used.
V _{SSA}	55	-	-	-	-	Analog ground: 0 V reference. This should nominally be the same voltage as V_{SS} Product data sheet but should be isolated to minimize noise and error.
V _{DD}	10; 33; 58	8; 44	6; 29	-	-	Supply voltage to the internal regulator and the external rail. On LQFP48 and HVQFN33 packages, this pin is also connected to the 3.3 V ADC supply and reference voltage.
V_{SS}	7; 54	5; 41	33	-	-	Ground.

Table 3. Pin description (LPC1315/16/17 - no USB)

[1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled; IA = inactive, no pull-up/down enabled; F = floating; floating pins, if not used, should be tied to ground or power to minimize power consumption.

[2] See Figure 33 for the reset pad configuration. RESET functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode.

[3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 32).

- [4] I²C-bus pins compliant with the I²C-bus specification for I²C standard mode, I²C Fast-mode, and I²C Fast-mode Plus.
- [5] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see <u>Figure 32</u>); includes high-current output driver.
- [6] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see <u>Figure 32</u>); includes programmable digital input glitch filter.
- [7] WAKEUP pin. 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see <u>Figure 32</u>); includes digital input glitch filter.
- [8] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

32-bit ARM Cortex-M3 microcontroller

PIO0_1/CLKOUT/ CT32B0_MAT2/ USB_FTOGGLE 5 4 3 II IV PIO0_0 - General purpose digital input/output pin. LOW level selects the ARM SWD debug mode. selects the ARM SWD debug mode. PIO0_1/CLKOUT/ CT32B0_MAT2/ USB_FTOGGLE 5 4 3 III IV PIO0_1 - General purpose digital input/output pin. LOW level selects the ARM SWD debug mode. PIO0_1/CLKOUT/ CT32B0_MAT2/ USB_FTOGGLE 5 4 3 III IV PIO0_1 - General purpose digital input/output pin. LOW level on this pin during reset starts the ISP command handler or the USB device enumeration. PIO0_2/SSEL0/ CT16B0_CAPO 13 10 8 III IV PIO0_2 - General purpose digital input/output pin. LOW level on this pin during reset starts the ISP command handler - USB 1 ms Start-of-Frame signal. PIO0_2/SSEL0/ CT16B0_CAPO 13 10 8 III IV PIO0_2 - General purpose digital input/output pin. IVO SSEL0 - Slave select for SSP0. PIO0_3/USB_VBUS 19 14 9 III IV PIO0_2 - General purpose digital input/output pin. IVO SSEL0 - Clature input 0 for 16-bit timer 0. PIO0_4/SCL 20 15 10 II II IV PIO0_4 - General purpose digital input/output pin. (open-drain). IVO PIO0_4 - General purpose digital in	Symbol	LQFP64	LQFP48	HVQFN33		Reset state ^[1]	Type	Description
PIO0_1/CLKOUT/ CT32B0_MAT2/ USB_FTOGGLE 5 4 3 3 1 PIO0_1 — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler or the USB device enumeration. USB_FTOGGLE 0 CLKOUT — Clockout pin. 0 CT32B0_MAT2 — Match output 2 for 32-bit timer 0. PIO0_2/SSEL0/ CT16B0_CAPO 13 10 8 2 1 PU //O PIO0_2 — General purpose digital input/output pin. PIO0_3/USB_VBUS 19 14 9 2 1 PIO0_1 PIO0_3 — General purpose digital input/output pin. PIO0_3/USB_VBUS 19 14 9 2 1 PIO0_3 General purpose digital input/output pin. PIO0_4/SCL 19 14 9 2 1 PIO0_4 — General purpose digital input/output pin. PIO0_4/SCL 20 15 10 4 10 PIO0_5 — General purpose digital input/output pin (open-drain). PIO0_5/SDA 21 16 11 4 10 PIO0_5 — General purpose digital input/output pin (open-drain). PIO0_6/USB_CONNECT/ 29 22 15 10 <td>RESET/PIO0_0</td> <td>4</td> <td>3</td> <td>2</td> <td>[2]</td> <td>I; PU</td> <td>I</td> <td>address 0. This pin also serves as the debug select input. LOW level selects the JTAG boundary scan. HIGH level</td>	RESET/PIO0_0	4	3	2	[2]	I; PU	I	address 0. This pin also serves as the debug select input. LOW level selects the JTAG boundary scan. HIGH level
$ \begin{array}{c} \mbox{CT32B0_MAT2/} \mbox{USB_FTOGGLE} \\ \mbox{USB_CAPO} \\ \mbox{USD_CAPO} \\ \mbox{USB_CAPO} \\ \mbox{USD_CAPO} \\ \mbox{USB_CAPO} \\ \mbox{USD_CAPO} \\ \m$						-	I/O	PIO0_0 — General purpose digital input/output pin.
PIO0_2/SSEL0/ CT16B0_CAP0 13 10 8 Image: Product of the product	CT32B0_MAT2/	5	4	3	<u>[3]</u>	I; PU	I/O	LOW level on this pin during reset starts the ISP
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$						-	0	CLKOUT — Clockout pin.
PIO0_2/SSEL0/ CT16B0_CAP0 13 10 8 13 10 14 9 13 11 14 9 13 10 14 9 13 10 14 14 14 14 14 14 14 14 14 14 14 14 14 10 10 <td></td> <td></td> <td></td> <td></td> <td></td> <td>-</td> <td>0</td> <td>CT32B0_MAT2 — Match output 2 for 32-bit timer 0.</td>						-	0	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.
CT16B0_CAP0 //O SSEL0 — Slave select for SSP0. I CT16B0_CAP0 — Capture input 0 for 16-bit timer 0. PIO0_3/USB_VBUS 19 14 9 12 I; PU //O PIO0_3 — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler. A HIGH level during reset starts the USB device enumeration. PIO0_4/SCL 20 15 10 [4] IA I/O PIO0_4 — General purpose digital input/output pin (open-drain). PIO0_5/SDA 21 16 11 [4] IA I/O SCL — I ² C-bus clock input/output (open-drain). PIO0_5/SDA 21 16 11 [4] IA I/O SDA — I ² C-bus data input/output (open-drain). PIO0_6/USB_CONNECT/ 29 22 15 [3] I; PU I/O PIO0_6 — General purpose digital input/output pin (open-drain). SCK0 29 22 15 [3] I; PU I/O PIO0_6 — General purpose digital input/output pin. SCK0 29 22 15 [3] I; PU I/O PIO0_6 — General purpose digital input/output pin. SCK0 29 22 15 [1] <td< td=""><td></td><td></td><td></td><td></td><td></td><td>-</td><td>0</td><td>USB_FTOGGLE — USB 1 ms Start-of-Frame signal.</td></td<>						-	0	USB_FTOGGLE — USB 1 ms Start-of-Frame signal.
PIO0_3/USB_VBUS 19 14 9 3 I; PU I/O PIO0_3 - General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler. A HIGH level during reset starts the USB device enumeration. PIO0_4/SCL 20 15 10 4 I I/O PIO0_4 - General purpose digital input/output pin (open-drain). PIO0_4/SCL 20 15 10 4 I I/O PIO0_4 - General purpose digital input/output pin (open-drain). PIO0_5/SDA 21 16 11 14 I/O PIO0_5 - General purpose digital input/output pin (open-drain). PIO0_5/SDA 21 16 11 14 I/O PIO0_5 - General purpose digital input/output pin (open-drain). PIO0_6/USB_CONNECT/ 29 22 15 13 I; PU I/O PIO0_6 - General purpose digital input/output pin. SCK0 21 16 11 14 I I/O PIO0_6 - General purpose digital input/output pin. SCK0 29 22 15 15 I; PU I/O PIO0_6 - General purpose digital input/output pin. SCK0 29 22 15 I; PU I/O		13	10	8	[3]	I; PU	I/O	PIO0_2 — General purpose digital input/output pin.
$\begin{array}{c} PIO0_3/USB_VBUS \\ PIO0_3/USB_VBUS \\ PIO0_3/USB_VBUS \\ PIO0_4/SCL \\ PIO0_6/SCL \\ PIO0_6$	CT16B0_CAP0						I/O	SSEL0 — Slave select for SSP0.
$\begin{array}{c c c c c c c c c c c c c c c c c c c $							I	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	PIO0_3/USB_VBUS	19	14	9	<u>[3]</u>	I; PU	I/O	LOW level on this pin during reset starts the ISP command handler. A HIGH level during reset starts the
$\frac{1}{100} = \frac{1}{100} + \frac{1}{1000} + \frac{1}{10000} + \frac{1}{10000} + \frac{1}{100000} + \frac{1}{10000000000000000000000000000000000$						-	I	USB_VBUS — Monitors the presence of USB bus power.
PIO0_5/SDA 21 16 11 [4] IA I/O PIO0_5 — General purpose digital input/output pin (open-drain). PIO0_5/SDA 21 16 11 [4] IA I/O PIO0_5 — General purpose digital input/output pin (open-drain). PIO0_6/USB_CONNECT/ 29 22 15 [3] I; PU I/O PIO0_6 — General purpose digital input/output pin. SCK0 29 22 15 [3] I; PU I/O PIO0_6 — General purpose digital input/output pin. SCK0 29 22 15 [3] I; PU I/O PIO0_6 — General purpose digital input/output pin. SCK0 29 22 15 [3] I; PU I/O PIO0_6 — General purpose digital input/output pin. SCK0 29 23 16 [1] PU I/O SCK0 — Serial clock for SSP0. PIO0_7/CTS 30 23 16 [1] I; PU I/O PIO0_7 — General purpose digital input/output pin (high-current output driver). I I I; PU I/O PIO0_8 — General purpose digital input/output pin. I I; PU I/O	PIO0_4/SCL	20	15	10	[4]	IA	I/O	
$\frac{(\text{open-drain}).}{\text{High-current sink only if I}^2 C \text{ Fast-mode Plus is selected the I/O configuration register.}} = \frac{(\text{open-drain}).}{\text{High-current sink only if I}^2 C \text{ Fast-mode Plus is selected the I/O configuration register.}} = \frac{(\text{Open-drain}).}{(\text{Open-drain}).} = \frac{(\text{Open-drain}).}{(\text{Open-drain})} = \frac{(\text{Open-drain}).}{(\text{Open-drain})} = \frac{(\text{Open-drain}).}{(\text{Open-drain})} = \frac{(\text{Open-drain}).}{(\text{High-current sink only if I}^2 C \text{ Fast-mode Plus is selected the I/O configuration register.}} = \frac{(\text{Open-drain}).}{(\text{Open-drain})} = \frac{(\text{Open-drain}).}{(\text{Open-drain})} = \frac{(\text{Open-drain}).}{(\text{High-current sink only if I}^2 C \text{ Fast-mode Plus is selected the I/O configuration register.}} = \frac{(\text{Open-drain}).}{(\text{Open-drain})} = \frac{(\text{Open-drain}).}{(\text{Open-drain})} = \frac{(\text{Open-drain}).}{(\text{High-current sink only if I}^2 C \text{ Fast-mode Plus is selected the I/O configuration register.}} = \frac{(\text{Open-drain}).}{(\text{Open-drain})} = \frac{(\text{Open-drain})}{(\text{Open-drain})} = (\text{O$						-	I/O	High-current sink only if I ² C Fast-mode Plus is selected in
PIO0_6/USB_CONNECT/ 29 22 15 I; PU I/O PIO0_6 — General purpose digital input/output pin. SCK0 29 22 15 I; PU I/O PIO0_6 — General purpose digital input/output pin. SCK0 - - O USB_CONNECT — Signal used to switch an external 1.5 kΩ resistor under software control. Used with the SoftConnect USB feature. - I/O SCK0 — Serial clock for SSP0. PIO0_7/CTS 30 23 16 I; PU I/O PIO0_7 — General purpose digital input/output pin (high-current output driver). - I CTS — Clear To Send input for USART. PIO0_8/MISO0/ 36 27 17 I; PU I/O PIO0_8 — General purpose digital input/output pin.	PIO0_5/SDA	21	16	11	[4]	IA	I/O	
SCK0 - O USB_CONNECT — Signal used to switch an external 1.5 kΩ resistor under software control. Used with the SoftConnect USB feature. - I/O SCK0 — Serial clock for SSP0. PIO0_7/CTS 30 23 16 I; PU I/O PIO0_7 — General purpose digital input/output pin (high-current output driver). - I CTS — Clear To Send input for USART. PIO0_8/MISO0/ 36 27 17 I; PU I/O PIO0_8 — General purpose digital input/output pin.						-	I/O	High-current sink only if I ² C Fast-mode Plus is selected in
- -		29	22	15	[3]	I; PU	I/O	PIO0_6 — General purpose digital input/output pin.
PIO0_7/CTS 30 23 16 5 I; PU I/O PIO0_7 — General purpose digital input/output pin (high-current output driver). - I CTS — Clear To Send input for USART. PIO0_8/MISO0/ 36 27 17 3 I; PU I/O PIO0_8 — General purpose digital input/output pin.	SCK0					-	0	
(high-current output driver). - I CTS Clear To Send input for USART. PIO0_8/MISO0/ 36 27 17 I; PU I/O PIO0_8 — General purpose digital input/output pin.						-	I/O	SCK0 — Serial clock for SSP0.
PIO0_8/MISO0/ 36 27 17 3 I; PU I/O PIO0_8 — General purpose digital input/output pin.	PIO0_7/CTS	30	23	16	[5]	I; PU	I/O	
						-	I	CTS — Clear To Send input for USART.
CT16B0_MAT0 - I/O MISO0 — Master In Slave Out for SSP0.	PIO0_8/MISO0/	36	27	17	[3]	I; PU	I/O	PIO0_8 — General purpose digital input/output pin.
	CT16B0_MAT0					-	I/O	MISO0 — Master In Slave Out for SSP0.
- O CT16B0_MAT0 — Match output 0 for 16-bit timer 0.						-	0	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.

Table 4. Pin description (LPC1345/46/47 - with USB)

Product data sheet

7.14.1 Features

- A 32-bit/16-bit timer/counter with a programmable 32-bit/16-bit prescaler.
- Counter or timer operation.
- One capture channel per timer, that can take a snapshot of the timer value when an input signal transitions. A capture event may also generate an interrupt.
- Four match registers per timer that allow:
 - Continuous operation with optional interrupt generation on match.
 - Stop timer on match with optional interrupt generation.
 - Reset timer on match with optional interrupt generation.
- Up to four external outputs corresponding to match registers, with the following capabilities:
 - Set LOW on match.
 - Set HIGH on match.
 - Toggle on match.
 - Do nothing on match.
- The timer and prescaler may be configured to be cleared on a designated capture event. This feature permits easy pulse-width measurement by clearing the timer on the leading edge of an input pulse and capturing the timer value on the trailing edge.

7.15 Repetitive Interrupt (RI) timer

The repetitive interrupt timer provides a free-running 48-bit counter which is compared to a selectable value, generating an interrupt when a match occurs. Any bits of the timer/compare can be masked such that they do not contribute to the match detection. The repetitive interrupt timer can be used to create an interrupt that repeats at predetermined intervals.

7.15.1 Features

- 48-bit counter running from the main clock. Counter can be free-running or can be reset when an RIT interrupt is generated.
- 48-bit compare value.
- 48-bit compare mask. An interrupt is generated when the counter value equals the compare value, after masking. This allows for combinations not possible with a simple compare.
- Support for ETM timestamp generator.

7.16 System tick timer

The ARM Cortex-M3 includes a system tick timer (SYSTICK) that is intended to generate a dedicated SYSTICK exception at a fixed time interval (typically 10 ms).

7.17 Windowed WatchDog Timer (WWDT)

The purpose of the watchdog is to reset the controller if software fails to periodically service it within a programmable time window.

32-bit ARM Cortex-M3 microcontroller

7.18.6.3 Code security (Code Read Protection - CRP)

This feature of the LPC1315/16/17/45/46/47 allows user to enable different levels of security in the system so that access to the on-chip flash and use of the Serial Wire Debugger (SWD) and In-System Programming (ISP) can be restricted. When needed, CRP is invoked by programming a specific pattern into a dedicated flash location. IAP commands are not affected by the CRP.

In addition, ISP entry via the PIO0_1 pin can be disabled without enabling CRP. For details see the LPC1315/16/17/45/46/47 *user manual*.

There are three levels of Code Read Protection:

- CRP1 disables access to the chip via the SWD and allows partial flash update (excluding flash sector 0) using a limited set of the ISP commands. This mode is useful when CRP is required and flash field updates are needed but all sectors can not be erased.
- 2. CRP2 disables access to the chip via the SWD and only allows full flash erase and update using a reduced set of the ISP commands.
- Running an application with level CRP3 selected fully disables any access to the chip via the SWD pins and the ISP. This mode effectively disables ISP override using PIO0_1 pin, too. It is up to the user's application to provide (if needed) flash update mechanism using IAP calls or call reinvoke ISP command to enable flash update via the USART.

CAUTION



If level three Code Read Protection (CRP3) is selected, no future factory testing can be performed on the device.

In addition to the three CRP levels, sampling of pin PIO0_1 for valid user code can be disabled. For details see the LPC1315/16/17/45/46/47 user manual.

7.18.6.4 APB interface

The APB peripherals are located on one APB bus.

7.18.6.5 AHBLite

The AHBLite connects the CPU bus of the ARM Cortex-M3 to the flash memory, the main static RAM, and the ROM.

7.18.6.6 External interrupt inputs

All GPIO pins can be level or edge sensitive interrupt inputs.

7.19 Emulation and debugging

Debug functions are integrated into the ARM Cortex-M3. Serial wire debug functions are supported in addition to a standard JTAG boundary scan. The ARM Cortex-M0 is configured to support up to four breakpoints and two watch points.

9. Static characteristics

Table 6. Static characteristics

 $T_{amb} = -40$ °C to +85 °C, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ <u>[1]</u>	Max	Unit
V _{DD}	supply voltage (core and external rail)		<u>[2]</u>	2.0	3.3	3.6	V
I _{DD}	supply current	Active mode; $V_{DD} = 3.3 V$; $T_{amb} = 25 \degree$ C; code					
and external DD supply current Standard port pins, R IL LOW-level in IL LOW-level in IH HIGH-level in OZ OFF-state ou Current O OL output voltage /IL LOW-level in voltage VIL /IL LOW-level in voltage VIL /OH HIGH-level ovel in		while(1){}					
		executed from flash;					
		system clock = 1 MHz	[3][5][6] [7][8][9]	-	0.5	-	mA
		system clock = 12 MHz	[4][5][6] [7][8][9]	-	2	-	mA
		system clock = 72 MHz	[5][6][7] [8][9][10]	-	14	-	mA
	Sleep mode; V _{DD} = 3.3 V; T _{amb} = 25 °C;	[4][5][6] [7][8][9]	-	1	-	mA	
		system clock = 12 MHz	151(0)				
	Deep-sleep mode; $V_{DD} = 3.3 \text{ V}$; T _{amb} = 25 °C	[5][8]	-	280	-	μA	
	Power-down mode; $V_{DD} = 3.3 \text{ V}$; T _{amb} = 25 °C	[5][8]	-	2.1	-	μA	
		Deep power-down mode; $V_{DD} = 3.3 \text{ V}; \text{ T}_{amb} = 25 ^{\circ}\text{C}$	[11]	-	220	-	nA
Standard	d port pins, RESET						
IIL	LOW-level input current	V _I = 0 V; on-chip pull-up resistor disabled		-	0.5	10	nA
I _{IH}	HIGH-level input current	$V_{I} = V_{DD}$; on-chip pull-down resistor disabled		-	0.5	10	nA
I _{OZ}	OFF-state output current	$V_{O} = 0 V; V_{O} = V_{DD};$ on-chip pull-up/down resistors disabled		-	0.5	10	nA
VI	input voltage	pin configured to provide a digital function	[12][13] [14]	0	-	5.0	V
Vo	output voltage	output active		0	-	V _{DD}	V
V _{IH}	HIGH-level input voltage			$0.7V_{DD}$	-	-	V
VIL	LOW-level input voltage			-	-	0.3V _{DD}	V
V _{hys}	hysteresis voltage			-	0.4	-	V
V _{OH}	HIGH-level output	2.5 V< $V_{DD} \leq$ 3.6 V; I_{OH} = $-4~mA$		$V_{DD}-0.4$	-	-	V
	voltage	$2.0~V \leq V_{DD}~<2.5$ V; I_{OH} = $-3~mA$		$V_{DD}-0.4$	-	-	V
V _{OL}	LOW-level output	$2.5~\text{V} \leq \text{V}_{DD} \leq 3.6~\text{V};~\text{I}_{OL} = 4~\text{mA}$		-	-	0.4	V
	voltage	2.0 V \leq V_{DD} $<$ 2.5 V; I_{OL} = 3 mA		-	-	0.4	V

32-bit ARM Cortex-M3 microcontroller

- System oscillator enabled; PLL and IRC disabled. [3]
- IRC enabled; system oscillator disabled; system PLL disabled. [4]
- I_{DD} measurements were performed with all pins configured as GPIO outputs driven LOW and pull-up resistors disabled. [5]
- [6] BOD disabled.
- [7] All peripherals disabled in the AHBCLKCTRL register. Peripheral clocks to USART, SSP0/1 disabled in the syscon block.
- [8] USB_DP and USB_DM pulled LOW externally.
- [9] Low-current mode PWR_LOW_CURRENT selected when running the set_power routine in the power profiles.
- [10] IRC disabled; system oscillator enabled; system PLL enabled.
- [11] WAKEUP pin pulled HIGH externally. An external pull-up resistor is required on the RESET pin for the Deep power-down mode.
- [12] Including voltage on outputs in 3-state mode.
- [13] V_{DD} supply voltage must be present.
- [14] 3-state outputs go into 3-state mode in Deep power-down mode.
- [15] Allowed as long as the current limit does not exceed the maximum current allowed by the device.
- [16] To V_{SS}.
- [17] Includes external resistors of 33 $\Omega \pm 1$ % on USB_DP and USB_DM.

9.1 BOD static characteristics

BOD static characteristics^[1] Table 7.

 $T_{amb} = 25 \ ^{\circ}C.$


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{th}	threshold voltage	interrupt level 1				
		assertion	-	2.22	-	V
		de-assertion	-	2.35	-	V
		interrupt level 2				
		assertion	-	2.52	-	V
		de-assertion	-	2.66	-	V
		interrupt level 3				
		assertion	-	2.80	-	V
		de-assertion	-	2.90	-	V
		reset level 0				
		assertion	-	1.46	-	V
		de-assertion	-	1.63	-	V
		reset level 1				
		assertion	-	2.06	-	V
		de-assertion	-	2.15	-	V
		reset level 2				
		assertion	-	2.35	-	V
		de-assertion	-	2.43	-	V
		reset level 3				
		assertion	-	2.63	-	V
		de-assertion	-	2.71	-	V

[1] Interrupt levels are selected by writing the level value to the BOD control register BODCTRL, see LPC1315/16/17/45/46/47 user manual.

9.2 Power consumption


Power measurements in Active, Sleep, and Deep-sleep modes were performed under the following conditions (see LPC1315/16/17/45/46/47 *user manual*):


- Configure all pins as GPIO with pull-up resistor disabled in the IOCON block.
- Configure GPIO pins as outputs using the GPIOnDIR registers.
- Write 0 to all GPIOnDATA registers to drive the outputs LOW.



LPC1315_16_17_45_46_47

32-bit ARM Cortex-M3 microcontroller





10.3 Internal oscillators

Table 12. Dynamic characteristics: IRC

 $T_{amb} = -40 \text{ °C to } +85 \text{ °C}; 2.7 \text{ V} \le V_{DD} \le 3.6 \text{ V}_{11}.$

Symbol	Parameter	Conditions	Min	Typ <u>[2]</u>	Max	Unit
f _{osc(RC)}	internal RC oscillator frequency	-	11.88	12	12.12	MHz

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.




Table 13. Dynamic characteristics: Watchdog oscillator

Symbol	Parameter	Conditions		Min	Typ <u>[1]</u>	Max	Unit
f _{osc(int)}	internal oscillator frequency	DIVSEL = 0x1F, FREQSEL = 0x1 in the WDTOSCCTRL register;	[2][3]	-	9.4	-	kHz
		DIVSEL = 0x00, FREQSEL = 0xF in the WDTOSCCTRL register	[2][3]	-	2300	-	kHz

[1] Typical ratings are not guaranteed. The values listed are at nominal supply voltages.

[2] The typical frequency spread over processing and temperature ($T_{amb} = -40 \text{ °C to } +85 \text{ °C}$) is ±40 %.

[3] See the LPC1315/16/17/45/46/47 user manual.

32-bit ARM Cortex-M3 microcontroller

10.4 I/O pins

Table 14. Dynamic characteristics: I/O pins^[1]

$T_{omb} = -40$	°C to +85	°C; 3.0 V ≤ V_D	$\sim < 3.6 V.$
	0.00100	0, 0.0 $- 1)$) <u> </u>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _r	rise time	pin configured as output	3.0	-	5.0	ns
t _f	fall time	pin configured as output	2.5	-	5.0	ns

[1] Applies to standard port pins and RESET pin.

10.5 I²C-bus

Table 15. Dynamic characteristic: I²C-bus pins^[1]

 $T_{amb} = -40 \ ^{\circ}C \ to +85 \ ^{\circ}C.$ ^[2]

Symbol	Parameter		Conditions	Min	Мах	Unit
f _{SCL}	SCL clock		Standard-mode	0	100	kHz
frequency frequency fall time LOW period of SCL clock HIGH HIGH period of SCL clock HD;DAT data hold time	frequency		Fast-mode	0	400	kHz
			Fast-mode Plus	0	1	MHz
t _f	fall time	[4][5][6][7]	of both SDA and SCL signals	-	300	ns
			Standard-mode			
SCL clock t _{HIGH} HIGH per SCL clock			Fast-mode	$20 + 0.1 \times C_b$	300	ns
			Fast-mode Plus	-	120	ns
t _{LOW}	LOW period of the		Standard-mode	4.7	-	μS
-LOVV	SCL clock		Fast-mode	1.3	-	μS
	SCL clock GH HIGH period of the SCL clock		Fast-mode Plus	0.5	-	μS
t _{HIGH}	W LOW period of the SCL clock HIGH period of the SCL clock ;DAT data hold time		Standard-mode	4.0	-	μS
t _{LOW} LOW SCL t _{HIGH} HIGH SCL t _{HD;DAT} data	SCL clock		Fast-mode	0.6	-	μS
			Fast-mode Plus	0.26	-	μS
t _{HD;DAT}	data hold time	[3][4][8]	Standard-mode	0	-	μS
			Fast-mode	0	-	μS
			Fast-mode Plus	0	-	μS
t _{SU;DAT}	data set-up time	[9][10]	Standard-mode	250	-	ns
			Fast-mode	100	-	ns
			Fast-mode Plus	50	-	ns

[1] See the I²C-bus specification UM10204 for details.

[2] Parameters are valid over operating temperature range unless otherwise specified.

[3] tHD;DAT is the data hold time that is measured from the falling edge of SCL; applies to data in transmission and the acknowledge.

[4] A device must internally provide a hold time of at least 300 ns for the SDA signal (with respect to the V_{IH}(min) of the SCL signal) to bridge the undefined region of the falling edge of SCL.

[5] C_b = total capacitance of one bus line in pF.

[6] The maximum t_f for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage t_f is specified at 250 ns. This allows series protection resistors to be connected in between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t_f.

[7] In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors are used, designers should allow for this when considering bus timing.

	LPC1315	_16_	17	_45	_46	_47	
--	---------	------	----	-----	-----	-----	--

32-bit ARM Cortex-M3 microcontroller

10.6 SSP interface

Table 16. Dynamic characteristics: SSP pins in SPI mode

Symbol	Parameter	Conditions		Min	Мах	Unit
SSP maste	er					
T _{cy(clk)}	clock cycle time	full-duplex mode	[1]	40	-	ns
		when only transmitting	[1]	27.8	-	ns
t _{DS}	data set-up time	in SPI mode;	[2]	15	-	ns
		$2.4~V \leq V_{DD} \leq 3.6~V$				
		$2.0~\text{V} \leq \text{V}_{\text{DD}} < 2.4~\text{V}$	[2]	20	-	ns
t _{DH}	data hold time	in SPI mode	[2]	0	-	ns
t _{v(Q)}	data output valid time	in SPI mode	[2]	-	10	ns
t _{h(Q)}	data output hold time	in SPI mode	[2]	0	-	ns
SSP slave						
T _{cy(PCLK)}	PCLK cycle time			13.9	-	ns
t _{DS}	data set-up time	in SPI mode	[3][4]	0	-	ns
t _{DH}	data hold time	in SPI mode	[3][4]	$3\times T_{cy(PCLK)} + 4$	-	ns
t _{v(Q)}	data output valid time	in SPI mode	[3][4]	-	$3 \times T_{cy(PCLK)}$ + 11	ns
t _{h(Q)}	data output hold time	in SPI mode	[3][4]	-	$2 \times T_{cy(PCLK)} + 5$	ns

[1] T_{cy(clk)} = (SSPCLKDIV × (1 + SCR) × CPSDVSR) / f_{main}. The clock cycle time derived from the SPI bit rate T_{cy(clk)} is a function of the main clock frequency f_{main}, the SSP peripheral clock divider (SSPCLKDIV), the SSP SCR parameter (specified in the SSP0CR0 register), and the SSP CPSDVSR parameter (specified in the SSP clock prescale register).


[2] $T_{amb} = -40 \ ^{\circ}C$ to 85 $^{\circ}C$.

 $[3] \quad T_{cy(clk)} = 12 \times T_{cy(PCLK)}.$

 $\label{eq:Tamb} \begin{array}{ll} \mbox{[4]} & \mbox{T}_{amb} = 25 \ ^{\circ}\mbox{C}; \ \mbox{V}_{DD} = 3.3 \ \mbox{V}. \end{array}$

LPC1315_16_17_45_46_47


32-bit ARM Cortex-M3 microcontroller



LPC1315_16_17_45_46_47

32-bit ARM Cortex-M3 microcontroller

13. Package outline



HVQFN33: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 x 7 x 0.85 mm

Fig 34. Package outline HVQFN33

All information provided in this document is subject to legal disclaimers.

32-bit ARM Cortex-M3 microcontroller





Fig 35. Package outline LQFP48 (SOT313-2)

All information provided in this document is subject to legal disclaimers.

32-bit ARM Cortex-M3 microcontroller



17. Legal information

17.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

17.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

17.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

NXP Semiconductors

LPC1315/16/17/45/46/47

32-bit ARM Cortex-M3 microcontroller

17.2	Definitions	74
17.3	Disclaimers	74
17.4	Trademarks	75
18	Contact information	75
19	Contents	76

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2012.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 20 September 2012 Document identifier: LPC1315_16_17_45_46_47