




Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	I ² C, Microwire, SPI, SSI, SSP, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	26
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VQFN Exposed Pad
Supplier Device Package	32-HVQFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1345fhn33-551

- ◆ Processor wake-up from Deep-sleep and Power-down modes via reset, selectable GPIO pins, watchdog interrupt, or USB port activity.
- ◆ Processor wake-up from Deep power-down mode using one special function pin.
- ◆ Integrated PMU (Power Management Unit) to minimize power consumption during Sleep, Deep-sleep, Power-down, and Deep power-down modes.
- ◆ Power-On Reset (POR).
- ◆ Brownout detect with up to four separate thresholds for interrupt and forced reset.
- Unique device serial number for identification.
- Single 3.3 V power supply (2.0 V to 3.6 V).
- Temperature range –40 °C to +85 °C.
- Available as LQFP64, LQFP48, and HVQFN33 package.

3. Applications


- Consumer peripherals
- Medical
- Industrial control
- Handheld scanners
- USB audio devices

4. Ordering information

Table 1. Ordering information

Type number	Package		
	Name	Description	Version
LPC1345FHN33	HVQFN33	plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 × 7 × 0.85 mm	n/a
LPC1345FBD48	LQFP48	plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC1346FHN33	HVQFN33	plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 × 7 × 0.85 mm	n/a
LPC1346FBD48	LQFP48	plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC1347FHN33	HVQFN33	plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 × 7 × 0.85 mm	n/a
LPC1347FBD48	LQFP48	plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC1347FBD64	LQFP64	LQFP64: plastic low profile quad flat package; 64 leads; body 10 × 10 × 1.4 mm	SOT314-2
LPC1315FHN33	HVQFN33	plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 × 7 × 0.85 mm	n/a
LPC1315FBD48	LQFP48	plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC1316FHN33	HVQFN33	plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 × 7 × 0.85 mm	n/a
LPC1316FBD48	LQFP48	plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC1317FHN33	HVQFN33	plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 × 7 × 0.85 mm	n/a
LPC1317FBD48	LQFP48	plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2
LPC1317FBD64	LQFP64	LQFP64: plastic low profile quad flat package; 64 leads; body 10 × 10 × 1.4 mm	SOT314-2

5. Block diagram






Table 3. Pin description (LPC1315/16/17 - no USB)

Symbol	LQFP64	LQFP48	HVQFN33		Reset state ^[1]	Type	Description
PIO1_13/ $\overline{\text{DTR}}$ / CT16B0_MAT0/TXD	47	36	-	[3]	I; PU	I/O	PIO1_13 — General purpose digital input/output pin.
					-	O	DTR — Data Terminal Ready output for USART.
					-	O	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.
					-	O	TXD — Transmitter output for USART.
PIO1_14/ $\overline{\text{DSR}}$ / CT16B0_MAT1/RXD	49	37	-	[3]	I; PU	I/O	PIO1_14 — General purpose digital input/output pin.
					-	I	DSR — Data Set Ready input for USART.
					-	O	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.
					-	I	RXD — Receiver input for USART.
PIO1_15/ $\overline{\text{DCD}}$ / CT16B0_MAT2/SCK1	57	43	28	[3]	I; PU	I/O	PIO1_15 — General purpose digital input/output pin.
					-	I	DCD — Data Carrier Detect input for USART.
					-	O	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.
					-	I/O	SCK1 — Serial clock for SSP1.
PIO1_16/ $\overline{\text{RI}}$ /CT16B0_CAP0	63	48	-	[3]	I; PU	I/O	PIO1_16 — General purpose digital input/output pin.
					-	I	RI — Ring Indicator input for USART.
					-	I	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.
PIO1_17/CT16B0_CAP1/ RXD	23	-	-	[3]	I; PU	I/O	PIO1_17 — General purpose digital input/output pin.
					-	I	CT16B0_CAP1 — Capture input 1 for 16-bit timer 0.
					-	I	RXD — Receiver input for USART.
PIO1_18/CT16B1_CAP1/ TXD	28	-	-	[3]	I; PU	I/O	PIO1_18 — General purpose digital input/output pin.
					-	I	CT16B1_CAP1 — Capture input 1 for 16-bit timer 1.
					-	O	TXD — Transmitter output for USART.
PIO1_19/ $\overline{\text{DTR}}$ /SSEL1	3	2	1	[3]	I; PU	I/O	PIO1_19 — General purpose digital input/output pin.
					-	O	DTR — Data Terminal Ready output for USART.
					-	I/O	SSEL1 — Slave select for SSP1.
PIO1_20/ $\overline{\text{DSR}}$ /SCK1	18	13	-	[3]	I; PU	I/O	PIO1_20 — General purpose digital input/output pin.
					-	I	DSR — Data Set Ready input for USART.
					-	I/O	SCK1 — Serial clock for SSP1.
PIO1_21/ $\overline{\text{DCD}}$ /MISO1	35	26	-	[3]	I; PU	I/O	PIO1_21 — General purpose digital input/output pin.
					-	I	DCD — Data Carrier Detect input for USART.
					-	I/O	MISO1 — Master In Slave Out for SSP1.
PIO1_22/ $\overline{\text{RI}}$ /MOSI1	51	38	-	[3]	I; PU	I/O	PIO1_22 — General purpose digital input/output pin.
					-	I	RI — Ring Indicator input for USART.
					-	I/O	MOSI1 — Master Out Slave In for SSP1.
PIO1_23/CT16B1_MAT1/ SSEL1	24	18	13	[3]	I; PU	I/O	PIO1_23 — General purpose digital input/output pin.
					-	O	CT16B1_MAT1 — Match output 1 for 16-bit timer 1.
					-	I/O	SSEL1 — Slave select for SSP1.
PIO1_24/CT32B0_MAT0	27	21	14	[3]	I; PU	I/O	PIO1_24 — General purpose digital input/output pin.
					-	O	CT32B0_MAT0 — Match output 0 for 32-bit timer 0.

Table 3. Pin description (LPC1315/16/17 - no USB)

Symbol	LQFP64	LQFP48	HVQFN33	Reset state ^[1]	Type	Description
VREFP	64	-	-	-	-	ADC positive reference voltage: This should be nominally the same voltage as V_{DDA} but should be isolated to minimize noise and error. Level on this pin is used as a reference for ADC. This pin should be tied to 3.3 V if the ADC is not used.
V _{SSA}	55	-	-	-	-	Analog ground: 0 V reference. This should nominally be the same voltage as V_{SS} Product data sheet but should be isolated to minimize noise and error.
V _{DD}	10; 33; 58	8; 44	6; 29	-	-	Supply voltage to the internal regulator and the external rail. On LQFP48 and HVQFN33 packages, this pin is also connected to the 3.3 V ADC supply and reference voltage.
V _{SS}	7; 54	5; 41	33	-	-	Ground.

- [1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled; IA = inactive, no pull-up/down enabled; F = floating; floating pins, if not used, should be tied to ground or power to minimize power consumption.
- [2] See [Figure 33](#) for the reset pad configuration. RESET functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode.
- [3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see [Figure 32](#)).
- [4] I²C-bus pins compliant with the I²C-bus specification for I²C standard mode, I²C Fast-mode, and I²C Fast-mode Plus.
- [5] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see [Figure 32](#)); includes high-current output driver.
- [6] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see [Figure 32](#)); includes programmable digital input glitch filter.
- [7] WAKEUP pin. 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see [Figure 32](#)); includes digital input glitch filter.
- [8] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

Table 4. Pin description (LPC1345/46/47 - with USB)

Symbol	LQFP64	LQFP48	HVQFN33	Reset state ^[1]	Type	Description
RESET/PIO0_0	4	3	2	[2]	I; PU I	RESET — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0. This pin also serves as the debug select input. LOW level selects the JTAG boundary scan. HIGH level selects the ARM SWD debug mode.
				-	I/O	PIO0_0 — General purpose digital input/output pin.
PIO0_1/CLKOUT/ CT32B0_MAT2/ USB_FTOGGLE	5	4	3	[3]	I; PU I/O	PIO0_1 — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler or the USB device enumeration.
				-	O	CLKOUT — Clockout pin.
				-	O	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.
				-	O	USB_FTOGGLE — USB 1 ms Start-of-Frame signal.
PIO0_2/SSEL0/ CT16B0_CAP0	13	10	8	[3]	I; PU I/O	PIO0_2 — General purpose digital input/output pin.
					I/O	SSEL0 — Slave select for SSP0.
					I	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.
PIO0_3/USB_VBUS	19	14	9	[3]	I; PU I/O	PIO0_3 — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler. A HIGH level during reset starts the USB device enumeration.
				-	I	USB_VBUS — Monitors the presence of USB bus power.
PIO0_4/SCL	20	15	10	[4]	IA I/O	PIO0_4 — General purpose digital input/output pin (open-drain).
				-	I/O	SCL — I ² C-bus clock input/output (open-drain). High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register.
PIO0_5/SDA	21	16	11	[4]	IA I/O	PIO0_5 — General purpose digital input/output pin (open-drain).
				-	I/O	SDA — I ² C-bus data input/output (open-drain). High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register.
PIO0_6/USB_CONNECT/ SCK0	29	22	15	[3]	I; PU I/O	PIO0_6 — General purpose digital input/output pin.
				-	O	USB_CONNECT — Signal used to switch an external 1.5 kΩ resistor under software control. Used with the SoftConnect USB feature.
				-	I/O	SCK0 — Serial clock for SSP0.
PIO0_7/CTS	30	23	16	[5]	I; PU I/O	PIO0_7 — General purpose digital input/output pin (high-current output driver).
				-	I	CTS — Clear To Send input for USART.
PIO0_8/MISO0/ CT16B0_MAT0	36	27	17	[3]	I; PU I/O	PIO0_8 — General purpose digital input/output pin.
				-	I/O	MISO0 — Master In Slave Out for SSP0.
				-	O	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.

Table 4. Pin description (LPC1345/46/47 - with USB)

Symbol	LQFP64	LQFP48	HVQFN33		Reset state ^[1]	Type	Description
PIO1_24/CT32B0_MAT0	27	21	-	[3]	I; PU	I/O	PIO1_24 — General purpose digital input/output pin.
					-	O	CT32B0_MAT0 — Match output 0 for 32-bit timer 0.
PIO1_25/CT32B0_MAT1	2	1	-	[3]	I; PU	I/O	PIO1_25 — General purpose digital input/output pin.
					-	O	CT32B0_MAT1 — Match output 1 for 32-bit timer 0.
PIO1_26/CT32B0_MAT2/ RXD	14	11	-	[3]	I; PU	I/O	PIO1_26 — General purpose digital input/output pin.
					-	O	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.
					-	I	RXD — Receiver input for USART.
PIO1_27/CT32B0_MAT3/ TXD	15	12	-	[3]	I; PU	I/O	PIO1_27 — General purpose digital input/output pin.
					-	O	CT32B0_MAT3 — Match output 3 for 32-bit timer 0.
					-	O	TXD — Transmitter output for USART.
PIO1_28/CT32B0_CAP0/ SCLK	31	24	-	[3]	I; PU	I/O	PIO1_28 — General purpose digital input/output pin.
					-	I	CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.
					-	I/O	SCLK — Serial clock input/output for USART in synchronous mode.
PIO1_29/SCK0/ CT32B0_CAP1	41	31	-	[3]	I; PU	I/O	PIO1_29 — General purpose digital input/output pin.
					-	I/O	SCK0 — Serial clock for SSP0.
					-	I	CT32B0_CAP1 — Capture input 1 for 32-bit timer 0.
PIO1_31	-	25	-	[3]	I; PU	I/O	PIO1_31 — General purpose digital input/output pin.
USB_DM	25	19	13	[8]	F	-	USB_DM — USB bidirectional D- line. (LPC1345/46/46 only.)
USB_DP	26	20	14	[8]	F	-	USB_DP — USB bidirectional D+ line. (LPC1345/46/46 only.)
XTALIN	8	6	4	[9]	-	-	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
XTALOUT	9	7	5	[9]	-	-	Output from the oscillator amplifier.
V _{DDA}	59	-	-	-	-	-	Analog 3.3 V pad supply voltage: This should be nominally the same voltage as V _{DD} but should be isolated to minimize noise and error. This voltage is used to power the ADC. This pin should be tied to 3.3 V if the ADC are not used.
VREFN	48	-	-	-	-	-	ADC negative reference voltage: This should be nominally the same voltage as V _{SS} but should be isolated to minimize noise and error. Level on this pin is used as a reference for ADC.

- Software interrupt generation.

7.6.2 Interrupt sources

Each peripheral device has one interrupt line connected to the NVIC but may have several interrupt flags. Individual interrupt flags may also represent more than one interrupt source.

7.7 IOCON block

The IOCON block allows selected pins of the microcontroller to have more than one function. Configuration registers control the multiplexers to allow connection between the pin and the on-chip peripherals.

Peripherals should be connected to the appropriate pins prior to being activated and prior to any related interrupt(s) being enabled. Activity of any enabled peripheral function that is not mapped to a related pin should be considered undefined.

7.7.1 Features

- Programmable pull-up, pull-down, or repeater mode.
- All GPIO pins (except PIO0_4 and PIO0_5) are pulled up to 3.3 V ($V_{DD} = 3.3$ V) if their pull-up resistor is enabled.
- Programmable pseudo open-drain mode.
- Programmable 10-ns glitch filter on pins PIO0_22, PIO0_23, and PIO0_11 to PIO0_16. The glitch filter is turned off by default.
- Programmable hysteresis.
- Programmable input inverter.

7.8 General Purpose Input/Output GPIO

Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Multiple outputs can be set or cleared in one write operation.

LPC1315/16/17/45/46/47 use accelerated GPIO functions:

- GPIO registers are a dedicated AHB peripheral so that the fastest possible I/O timing can be achieved.
- Entire port value can be written in one instruction.

Any GPIO pin providing a digital function can be programmed to generate an interrupt on a level, a rising or falling edge, or both.

The GPIO block consists of three parts:

1. The GPIO ports.
2. The GPIO pin interrupt block to control eight GPIO pins selected as pin interrupts.
3. Two GPIO group interrupt blocks to control two combined interrupts from all GPIO pins.

The USART includes full modem control, support for synchronous mode, and a smart card interface. The RS-485/9-bit mode allows both software address detection and automatic address detection using 9-bit mode.

The USART uses a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

7.10.1 Features

- Maximum USART data bit rate of 3.125 Mbit/s.
- 16-byte receive and transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- Fractional divider for baud rate control, auto baud capabilities and FIFO control mechanism that enables software flow control implementation.
- Support for RS-485/9-bit mode.
- Support for modem control.
- Support for synchronous mode.
- Includes smart card interface (ISO 7816-3).

7.11 SSP serial I/O controller

The SSP controllers are capable of operation on a SSP, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. Only a single master and a single slave can communicate on the bus during a given data transfer. The SSP supports full duplex transfers, with frames of 4 bits to 16 bits of data flowing from the master to the slave and from the slave to the master. In practice, often only one of these data flows carries meaningful data.

7.11.1 Features

- Maximum SSP speed of 25 Mbit/s (master) or 4.17 Mbit/s (slave) (in SSP mode)
- Compatible with Motorola SPI, 4-wire Texas Instruments SSI, and National Semiconductor Microwire buses
- Synchronous serial communication
- Master or slave operation
- 8-frame FIFOs for both transmit and receive
- 4-bit to 16-bit frame

7.12 I²C-bus serial I/O controller

The LPC1315/16/17/45/46/47 contain one I²C-bus controller.

The I²C-bus is bidirectional for inter-IC control using only two wires: a Serial Clock line (SCL) and a Serial Data line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g., an LCD driver) or a transmitter with the capability to both receive and send information (such as memory). Transmitters and/or

controlled as needed by changing clock sources, reconfiguring PLL values, and/or altering the CPU clock divider value. This allows a trade-off of power versus processing speed based on application requirements. In addition, a register is provided for shutting down the clocks to individual on-chip peripherals, allowing fine tuning of power consumption by eliminating all dynamic power use in any peripherals that are not required for the application. Selected peripherals have their own clock divider which provides even better power control.

7.18.5.1 Power profiles

The power consumption in Active and Sleep modes can be optimized for the application through simple calls to the power profile. The power configuration routine configures the LPC1315/16/17/45/46/47 for one of the following power modes:

- Default mode corresponding to power configuration after reset.
- CPU performance mode corresponding to optimized processing capability.
- Efficiency mode corresponding to optimized balance of current consumption and CPU performance.
- Low-current mode corresponding to lowest power consumption.

In addition, the power profile includes routines to select the optimal PLL settings for a given system clock and PLL input clock.

Remark: When using the USB, configure the LPC1345/46/47 in Default mode.

7.18.5.2 Sleep mode

When Sleep mode is entered, the clock to the core is stopped. Resumption from the Sleep mode does not need any special sequence but re-enabling the clock to the ARM core.

In Sleep mode, execution of instructions is suspended until either a reset or interrupt occurs. Peripheral functions continue operation during Sleep mode and may generate interrupts to cause the processor to resume execution. Sleep mode eliminates dynamic power used by the processor itself, memory systems and related controllers, and internal buses.

7.18.5.3 Deep-sleep mode

In Deep-sleep mode, the LPC1315/16/17/45/46/47 is in Sleep-mode and all peripheral clocks and all clock sources are off with the exception of the IRC. The IRC output is disabled unless the IRC is selected as input to the watchdog timer. In addition all analog blocks are shut down and the flash is in stand-by mode. In Deep-sleep mode, the user has the option to keep the watchdog oscillator and the BOD circuit running for self-timed wake-up and BOD protection.

The LPC1315/16/17/45/46/47 can wake up from Deep-sleep mode via reset, selected GPIO pins, a watchdog timer interrupt, or an interrupt generating USB port activity.

Deep-sleep mode saves power and allows for short wake-up times.

The $\overline{\text{RESET}}$ pin selects between the JTAG boundary scan ($\overline{\text{RESET}} = \text{LOW}$) and the ARM SWD debug ($\overline{\text{RESET}} = \text{HIGH}$). The ARM SWD debug port is disabled while the LPC1315/16/17/45/46/47 is in reset.

Remark: Boundary scan operations should not be started until 250 μs after POR, and the test TAP should be reset after the boundary scan. Boundary scan is not affected by Code Read Protection.

Remark: The JTAG interface cannot be used for debug purposes.


Table 6. Static characteristics ...continued
 $T_{amb} = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ ^[1]	Max	Unit
I _{OH}	HIGH-level output current	2.5 V ≤ V _{DD} ≤ 3.6 V; V _{OH} = V _{DD} − 0.4 V	−4	-	-	mA
		2.0 V ≤ V _{DD} < 2.5 V; V _{OH} = V _{DD} − 0.4 V	−3	-	-	mA
I _{OL}	LOW-level output current	2.5 V ≤ V _{DD} ≤ 3.6 V; V _{OL} = 0.4 V	4	-	-	mA
		2.0 V ≤ V _{DD} < 2.5 V; V _{OL} = 0.4 V	3	-	-	mA
I _{OHS}	HIGH-level short-circuit output current	V _{OH} = 0 V	^[15] -	-	−45	mA
I _{OLS}	LOW-level short-circuit output current	V _{OL} = V _{DD}	^[15] -	-	50	mA
I _{pd}	pull-down current	V _I = 5 V	10	50	150	μA
I _{pu}	pull-up current	V _I = 0 V; 2.0 V < V _{DD} ≤ 3.6 V	−15	−50	−85	μA
		V _{DD} = 2.0 V	−10	−50	−85	μA
		V _{DD} < V _I < 5 V	0	0	0	μA
High-drive output pin (PIO0_7)						
I _{IL}	LOW-level input current	V _I = 0 V; on-chip pull-up resistor disabled	-	0.5	10	nA
I _{IH}	HIGH-level input current	V _I = V _{DD} ; on-chip pull-down resistor disabled	-	0.5	10	nA
I _{OZ}	OFF-state output current	V _O = 0 V; V _O = V _{DD} ; on-chip pull-up/down resistors disabled	-	0.5	10	nA
V _I	input voltage	pin configured to provide a digital function	^{[12][13]} ^[14] 0	-	5.0	V
V _O	output voltage	output active	0	-	V _{DD}	V
V _{IH}	HIGH-level input voltage		0.7V _{DD}	-	-	V
V _{IL}	LOW-level input voltage		-	-	0.3V _{DD}	V
V _{hys}	hysteresis voltage		0.4	-	-	V
V _{OH}	HIGH-level output voltage	2.5 V ≤ V _{DD} ≤ 3.6 V; I _{OH} = −20 mA	V _{DD} − 0.4	-	-	V
		2.0 V ≤ V _{DD} < 2.5 V; I _{OH} = −12 mA	V _{DD} − 0.4	-	-	V
V _{OL}	LOW-level output voltage	2.5 V ≤ V _{DD} ≤ 3.6 V; I _{OL} = 4 mA	-	-	0.4	V
		2.0 V ≤ V _{DD} < 2.5 V; I _{OL} = 3 mA	-	-	0.4	V
I _{OH}	HIGH-level output current	2.5 V ≤ V _{DD} ≤ 3.6 V; V _{OH} = V _{DD} − 0.4 V	20	-	-	mA
		2.0 V ≤ V _{DD} < 2.5 V; V _{OH} = V _{DD} − 0.4 V;	12	-	-	mA
I _{OL}	LOW-level output current	2.5 V ≤ V _{DD} ≤ 3.6 V; V _{OL} = 0.4 V	4	-	-	mA
		2.0 V ≤ V _{DD} < 2.5 V; V _{OL} = 0.4 V	3	-	-	mA
I _{OLS}	LOW-level short-circuit output current	V _{OL} = V _{DD}	^[15] -	-	50	mA
I _{pd}	pull-down current	V _I = 5 V	10	50	150	μA

9.2 Power consumption

Power measurements in Active, Sleep, and Deep-sleep modes were performed under the following conditions (see LPC1315/16/17/45/46/47 *user manual*):

- Configure all pins as GPIO with pull-up resistor disabled in the IOCON block.
- Configure GPIO pins as outputs using the GPIODIR registers.
- Write 0 to all GPIODATA registers to drive the outputs LOW.



10. Dynamic characteristics

10.1 Flash/EEPROM memory

Table 9. Flash characteristics

$T_{amb} = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
N_{endu}	endurance		[1] 10000	100000	-	cycles
t_{ret}	retention time	powered	10	-	-	years
		unpowered	20	-	-	years
t_{er}	erase time	sector or multiple consecutive sectors	95	100	105	ms
t_{prog}	programming time		[2] 0.95	1	1.05	ms

[1] Number of program/erase cycles.

[2] Programming times are given for writing 256 bytes from RAM to the flash. Data must be written to the flash in blocks of 256 bytes.

Table 10. EEPROM characteristics

$T_{amb} = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$; $V_{DD} = 2.7\text{ V}$ to 3.6 V .

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{clk}	clock frequency		200	375	400	kHz
N_{endu}	endurance		100000	1000000	-	cycles
t_{ret}	retention time	powered	100	200	-	years
		unpowered	150	300	-	years
t_{er}	erase time	64 bytes	-	1.8	-	ms
t_{prog}	programming time	64 bytes	-	1.1	-	ms

10.2 External clock

Table 11. Dynamic characteristic: external clock

$T_{amb} = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$; V_{DD} over specified ranges.[1]

Symbol	Parameter	Conditions	Min	Typ[2]	Max	Unit
f_{osc}	oscillator frequency		1	-	25	MHz
$T_{cy(clk)}$	clock cycle time		40	-	1000	ns
t_{CHCX}	clock HIGH time		$T_{cy(clk)} \times 0.4$	-	-	ns
t_{CLCX}	clock LOW time		$T_{cy(clk)} \times 0.4$	-	-	ns
t_{CLCH}	clock rise time		-	-	5	ns
t_{CHCL}	clock fall time		-	-	5	ns

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

10.4 I/O pins

Table 14. Dynamic characteristics: I/O pins^[1]

$T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}; 3.0\text{ V} \leq V_{DD} \leq 3.6\text{ V}.$

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t_r	rise time	pin configured as output	3.0	-	5.0	ns
t_f	fall time	pin configured as output	2.5	-	5.0	ns

[1] Applies to standard port pins and $\overline{\text{RESET}}$ pin.

10.5 I²C-bus

Table 15. Dynamic characteristic: I²C-bus pins^[1]

$T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}.$ ^[2]

Symbol	Parameter	Conditions	Min	Max	Unit
f_{SCL}	SCL clock frequency	Standard-mode	0	100	kHz
		Fast-mode	0	400	kHz
		Fast-mode Plus	0	1	MHz
t_f	fall time	^{[4][5][6][7]} of both SDA and SCL signals	-	300	ns
		Standard-mode			
		Fast-mode	$20 + 0.1 \times C_b$	300	ns
		Fast-mode Plus	-	120	ns
t_{LOW}	LOW period of the SCL clock	Standard-mode	4.7	-	μs
		Fast-mode	1.3	-	μs
		Fast-mode Plus	0.5	-	μs
t_{HIGH}	HIGH period of the SCL clock	Standard-mode	4.0	-	μs
		Fast-mode	0.6	-	μs
		Fast-mode Plus	0.26	-	μs
$t_{\text{HD;DAT}}$	data hold time	^{[3][4][8]} Standard-mode	0	-	μs
		Fast-mode	0	-	μs
		Fast-mode Plus	0	-	μs
$t_{\text{SU;DAT}}$	data set-up time	^{[9][10]} Standard-mode	250	-	ns
		Fast-mode	100	-	ns
		Fast-mode Plus	50	-	ns

[1] See the I²C-bus specification *UM10204* for details.

[2] Parameters are valid over operating temperature range unless otherwise specified.


[3] $t_{\text{HD;DAT}}$ is the data hold time that is measured from the falling edge of SCL; applies to data in transmission and the acknowledge.

[4] A device must internally provide a hold time of at least 300 ns for the SDA signal (with respect to the $V_{\text{IH(min)}}$ of the SCL signal) to bridge the undefined region of the falling edge of SCL.

[5] C_b = total capacitance of one bus line in pF.

[6] The maximum t_f for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage t_f is specified at 250 ns. This allows series protection resistors to be connected in between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t_f .

[7] In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors are used, designers should allow for this when considering bus timing.



- (1) Example of an actual transfer curve.
- (2) The ideal transfer curve.
- (3) Differential linearity error (E_D).
- (4) Integral non-linearity ($E_{L(adj)}$).
- (5) Center of a step of the actual transfer curve.

Fig 27. 12-bit ADC characteristics

12.4 Standard I/O pad configuration

Figure 32 shows the possible pin modes for standard I/O pins with analog input function:

- Digital output driver
- Digital input: Pull-up enabled/disabled
- Digital input: Pull-down enabled/disabled
- Digital input: Repeater mode enabled/disabled
- Analog input




Fig 32. Standard I/O pad configuration

LQFP64: plastic low profile quad flat package; 64 leads; body 10 x 10 x 1.4 mm

SOT314-2




Fig 36. Package outline LQFP64 (SOT314-2)




Fig 38. Reflow soldering of the LQFP48 package

19. Contents

1	General description	1	7.18.1.3	Watchdog oscillator	33
2	Features and benefits	1	7.18.2	System PLL and USB PLL	33
3	Applications	3	7.18.3	Clock output	33
4	Ordering information	3	7.18.4	Wake-up process	33
4.1	Ordering options	4	7.18.5	Power control	33
5	Block diagram	5	7.18.5.1	Power profiles	34
6	Pinning information	6	7.18.5.2	Sleep mode	34
6.1	Pinning	6	7.18.5.3	Deep-sleep mode	34
6.2	Pin description	12	7.18.5.4	Power-down mode	35
7	Functional description	24	7.18.5.5	Deep power-down mode	35
7.1	On-chip flash programming memory	24	7.18.6	System control	35
7.2	EEPROM	24	7.18.6.1	Reset	35
7.3	SRAM	24	7.18.6.2	Brownout detection	35
7.4	On-chip ROM	24	7.18.6.3	Code security (Code Read Protection - CRP)	36
7.5	Memory map	24	7.18.6.4	APB interface	36
7.6	Nested Vectored Interrupt Controller (NVIC)	25	7.18.6.5	AHBLite	36
7.6.1	Features	25	7.18.6.6	External interrupt inputs	36
7.6.2	Interrupt sources	26	7.19	Emulation and debugging	36
7.7	IOCON block	26	8	Limiting values	38
7.7.1	Features	26	9	Static characteristics	39
7.8	General Purpose Input/Output GPIO	26	9.1	BOD static characteristics	42
7.8.1	Features	27	9.2	Power consumption	43
7.9	USB interface	27	9.3	Electrical pin characteristics	47
7.9.1	Full-speed USB device controller	27	10	Dynamic characteristics	51
7.9.1.1	Features	27	10.1	Flash/EEPROM memory	51
7.10	USART	27	10.2	External clock	51
7.10.1	Features	28	10.3	Internal oscillators	53
7.11	SSP serial I/O controller	28	10.4	I/O pins	54
7.11.1	Features	28	10.5	I ² C-bus	54
7.12	I ² C-bus serial I/O controller	28	10.6	SSP interface	56
7.12.1	Features	29	11	ADC electrical characteristics	59
7.13	12-bit ADC	29	12	Application information	61
7.13.1	Features	29	12.1	Suggested USB interface solutions	61
7.14	General purpose external event counter/timers	29	12.2	XTAL input	61
7.14.1	Features	30	12.3	XTAL Printed-Circuit Board (PCB) layout guidelines	63
7.15	Repetitive Interrupt (RI) timer	30	12.4	Standard I/O pad configuration	64
7.15.1	Features	30	12.5	Reset pad configuration	65
7.16	System tick timer	30	12.6	ADC usage notes	65
7.17	Windowed WatchDog Timer (WWDT)	30	13	Package outline	66
7.17.1	Features	31	14	Soldering	69
7.18	Clocking and power control	31	15	Abbreviations	72
7.18.1	Integrated oscillators	31	16	Revision history	73
7.18.1.1	Internal RC oscillator	32	17	Legal information	74
7.18.1.2	System oscillator	33	17.1	Data sheet status	74

continued >>