



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	I ² C, Microwire, SPI, SSI, SSP, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	26
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VQFN Exposed Pad
Supplier Device Package	32-HVQFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1346fhn33-551

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



NXP Semiconductors

LPC1315/16/17/45/46/47



32-bit ARM Cortex-M3 microcontroller

7.8.1 Features

- GPIO pins can be configured as input or output by software.
- All GPIO pins default to inputs with interrupt disabled at reset.
- Pin registers allow pins to be sensed and set individually.
- Up to eight GPIO pins can be selected from all GPIO pins to create an edge- or level-sensitive GPIO interrupt request.
- Port interrupts can be triggered by any pin or pins in each port.

7.9 USB interface

Remark: The USB interface is available on parts LPC1345/46/47 only.

The Universal Serial Bus (USB) is a 4-wire bus that supports communication between a host and one or more (up to 127) peripherals. The host controller allocates the USB bandwidth to attached devices through a token-based protocol. The bus supports hot-plugging and dynamic configuration of the devices. All transactions are initiated by the host controller.

The LPC1345/46/47 USB interface consists of a full-speed device controller with on-chip PHY (PHYsical layer) for device functions.

Remark: Configure the LPC1345/46/47 in default power mode with the power profiles before using the USB (see <u>Section 7.18.5.1</u>). Do not use the USB with the part in performance, efficiency, or low-power mode.

7.9.1 Full-speed USB device controller

The device controller enables 12 Mbit/s data exchange with a USB Host controller. It consists of a register interface, serial interface engine, and endpoint buffer memory. The serial interface engine decodes the USB data stream and writes data to the appropriate endpoint buffer. The status of a completed USB transfer or error condition is indicated via status registers. An interrupt is also generated if enabled.

7.9.1.1 Features

- Dedicated USB PLL available.
- Fully compliant with USB 2.0 specification (full speed).
- Supports 10 physical (5 logical) endpoints including one control endpoint.
- Single and double buffering supported.
- Each non-control endpoint supports bulk, interrupt, or isochronous endpoint types.
- Supports wake-up from Deep-sleep mode and Power-down mode on USB activity and remote wake-up.
- Supports SoftConnect.
- Supports Link Power Management (LPM).

7.10 USART

The LPC1315/16/17/45/46/47 contains one USART.

32-bit ARM Cortex-M3 microcontroller

The USART includes full modem control, support for synchronous mode, and a smart card interface. The RS-485/9-bit mode allows both software address detection and automatic address detection using 9-bit mode.

The USART uses a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

7.10.1 Features

- Maximum USART data bit rate of 3.125 Mbit/s.
- 16-byte receive and transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- Fractional divider for baud rate control, auto baud capabilities and FIFO control mechanism that enables software flow control implementation.
- Support for RS-485/9-bit mode.
- Support for modem control.
- Support for synchronous mode.
- Includes smart card interface (ISO 7816-3).

7.11 SSP serial I/O controller

The SSP controllers are capable of operation on a SSP, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. Only a single master and a single slave can communicate on the bus during a given data transfer. The SSP supports full duplex transfers, with frames of 4 bits to 16 bits of data flowing from the master to the slave and from the slave to the master. In practice, often only one of these data flows carries meaningful data.

7.11.1 Features

- Maximum SSP speed of 25 Mbit/s (master) or 4.17 Mbit/s (slave) (in SSP mode)
- Compatible with Motorola SPI, 4-wire Texas Instruments SSI, and National Semiconductor Microwire buses
- Synchronous serial communication
- Master or slave operation
- 8-frame FIFOs for both transmit and receive
- 4-bit to 16-bit frame

7.12 I²C-bus serial I/O controller

The LPC1315/16/17/45/46/47 contain one I²C-bus controller.

The I²C-bus is bidirectional for inter-IC control using only two wires: a Serial Clock line (SCL) and a Serial Data line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g., an LCD driver) or a transmitter with the capability to both receive and send information (such as memory). Transmitters and/or

32-bit ARM Cortex-M3 microcontroller

Upon power-up, any chip reset, or wake-up from Deep power-down mode, the LPC1315/16/17/45/46/47 use the IRC as the clock source. Software may later switch to one of the other available clock sources.

7.18.1.2 System oscillator

The system oscillator can be used as the clock source for the CPU, with or without using the PLL. On the LPC1315/16/17/45/46/47, the system oscillator must be used to provide the clock source to USB.

The system oscillator operates at frequencies of 1 MHz to 25 MHz. This frequency can be boosted to a higher frequency, up to the maximum CPU operating frequency, by the system PLL.

7.18.1.3 Watchdog oscillator

The watchdog oscillator can be used as a clock source that directly drives the CPU, the watchdog timer, or the CLKOUT pin. The watchdog oscillator nominal frequency is programmable between 9.4 kHz and 2.3 MHz. The frequency spread over processing and temperature is ± 40 % (see also Table 13).

7.18.2 System PLL and USB PLL

The LPC1315/16/17/45/46/47 contain a system PLL and a dedicated PLL for generating the 48 MHz USB clock. The system and USB PLLs are identical.

The PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The input frequency is multiplied up to a high frequency with a Current Controlled Oscillator (CCO). The multiplier can be an integer value from 1 to 32. The CCO operates in the range of 156 MHz to 320 MHz, so there is an additional divider in the loop to keep the CCO within its frequency range while the PLL is providing the desired output frequency. The output divider may be set to divide by 2, 4, 8, or 16 to produce the output clock. The PLL output frequency must be lower than 100 MHz. Since the minimum output divider value is 2, it is insured that the PLL output has a 50 % duty cycle. The PLL is turned off and bypassed following a chip reset and may be enabled by software. The program must configure and activate the PLL, wait for the PLL to lock, and then connect to the PLL as a clock source. The PLL settling time is 100 μ s.

7.18.3 Clock output

The LPC1315/16/17/45/46/47 features a clock output function that routes the IRC oscillator, the system oscillator, the watchdog oscillator, or the main clock to an output pin.

7.18.4 Wake-up process

The LPC1315/16/17/45/46/47 begin operation at power-up and when awakened from Deep power-down mode by using the 12 MHz IRC oscillator as the clock source. This allows chip operation to resume quickly. If the main oscillator or the PLL is needed by the application, software will need to enable these features and wait for them to stabilize before they are used as a clock source.

7.18.5 Power control

The LPC1315/16/17/45/46/47 support a variety of power control features. There are four special modes of processor power reduction: Sleep mode, Deep-sleep mode, Power-down mode, and Deep power-down mode. The CPU clock rate may also be

32-bit ARM Cortex-M3 microcontroller

7.18.6.3 Code security (Code Read Protection - CRP)

This feature of the LPC1315/16/17/45/46/47 allows user to enable different levels of security in the system so that access to the on-chip flash and use of the Serial Wire Debugger (SWD) and In-System Programming (ISP) can be restricted. When needed, CRP is invoked by programming a specific pattern into a dedicated flash location. IAP commands are not affected by the CRP.

In addition, ISP entry via the PIO0_1 pin can be disabled without enabling CRP. For details see the LPC1315/16/17/45/46/47 *user manual*.

There are three levels of Code Read Protection:

- CRP1 disables access to the chip via the SWD and allows partial flash update (excluding flash sector 0) using a limited set of the ISP commands. This mode is useful when CRP is required and flash field updates are needed but all sectors can not be erased.
- 2. CRP2 disables access to the chip via the SWD and only allows full flash erase and update using a reduced set of the ISP commands.
- Running an application with level CRP3 selected fully disables any access to the chip via the SWD pins and the ISP. This mode effectively disables ISP override using PIO0_1 pin, too. It is up to the user's application to provide (if needed) flash update mechanism using IAP calls or call reinvoke ISP command to enable flash update via the USART.

CAUTION



If level three Code Read Protection (CRP3) is selected, no future factory testing can be performed on the device.

In addition to the three CRP levels, sampling of pin PIO0_1 for valid user code can be disabled. For details see the LPC1315/16/17/45/46/47 user manual.

7.18.6.4 APB interface

The APB peripherals are located on one APB bus.

7.18.6.5 AHBLite

The AHBLite connects the CPU bus of the ARM Cortex-M3 to the flash memory, the main static RAM, and the ROM.

7.18.6.6 External interrupt inputs

All GPIO pins can be level or edge sensitive interrupt inputs.

7.19 Emulation and debugging

Debug functions are integrated into the ARM Cortex-M3. Serial wire debug functions are supported in addition to a standard JTAG boundary scan. The ARM Cortex-M0 is configured to support up to four breakpoints and two watch points.

32-bit ARM Cortex-M3 microcontroller

The RESET pin selects between the JTAG boundary scan (RESET = LOW) and the ARM SWD debug (RESET = HIGH). The ARM SWD debug port is disabled while the LPC1315/16/17/45/46/47 is in reset.

Remark: Boundary scan operations should not be started until 250 μ s after POR, and the test TAP should be reset after the boundary scan. Boundary scan is not affected by Code Read Protection.

Remark: The JTAG interface cannot be used for debug purposes.

LPC1315_16_17_45_46_47

32-bit ARM Cortex-M3 microcontroller

$T_{amb} = -40 ^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$, unless otherwise specified.							
Symbol	Parameter	Conditions		Min	Typ[1]	Мах	Unit
I _{OH}	HIGH-level output current	$2.5 V \le V_{DD} \le 3.6 V;$ $V_{OH} = V_{DD} - 0.4 V$		-4	-	-	mA
		$\begin{array}{l} 2.0 \ \text{V} \leq \text{V}_{\text{DD}} < 2.5 \ \text{V}; \\ \text{V}_{\text{OH}} = \text{V}_{\text{DD}} - 0.4 \ \text{V} \end{array}$		-3	-	-	mA
I _{OL}	LOW-level output	$2.5~\text{V} \leq \text{V}_{DD} \leq 3.6~\text{V};~\text{V}_{OL}$ = 0.4 V		4	-	-	mA
	current	$2.0~\text{V} \leq \text{V}_{DD}~<2.5$ V; V_{OL} = 0.4 V		3	-	-	mA
I _{OHS}	HIGH-level short-circuit output current	V _{OH} = 0 V	[15]	-	-	-45	mA
I _{OLS}	LOW-level short-circuit output current	$V_{OL} = V_{DD}$	[15]	-	-	50	mA
I _{pd}	pull-down current	V _I = 5 V		10	50	150	μA
I _{pu}	pull-up current	$V_{I} = 0 V;$		-15	-50	-85	μA
		$2.0~V < V_{DD} \leq 3.6~V$					
		V _{DD} = 2.0 V		-10	-50	-85	μA
		$V_{DD} < V_I < 5 V$		0	0	0	μΑ
High-driv	ve output pin (PIO0_7)						
IIL	LOW-level input current	V _I = 0 V; on-chip pull-up resistor disabled		-	0.5	10	nA
I _{IH}	HIGH-level input current	$V_I = V_{DD}$; on-chip pull-down resistor disabled		-	0.5	10	nA
I _{OZ}	OFF-state output current	$V_O = 0 V$; $V_O = V_{DD}$; on-chip pull-up/down resistors disabled		-	0.5	10	nA
VI	input voltage	pin configured to provide a digital function	[12][13] [14]	0	-	5.0	V
Vo	output voltage	output active		0	-	V_{DD}	V
V _{IH}	HIGH-level input voltage			$0.7V_{DD}$	-	-	V
V _{IL}	LOW-level input voltage			-	-	$0.3V_{DD}$	V
V _{hys}	hysteresis voltage			0.4	-	-	V
V _{OH}	HIGH-level output voltage	$2.5~V \leq V_{DD} \leq 3.6~V;~I_{OH}$ = $-20~mA$		$V_{DD}-0.4$	-	-	V
		$2.0~\text{V} \leq \text{V}_{DD}$ < 2.5 V; I_{OH} = –12 mA		$V_{DD}-0.4$	-	-	V
V _{OL}	LOW-level output	$2.5~V \leq V_{DD} \leq 3.6~V;~I_{OL} = 4~mA$		-	-	0.4	V
	voltage	$2.0~\text{V} \leq \text{V}_{\text{DD}}$ < 2.5 V; I_{\text{OL}} = 3 mA		-	-	0.4	V
I _{OH}	HIGH-level output current	$\begin{array}{l} 2.5 \ \text{V} \leq \text{V}_{\text{DD}} \leq 3.6 \ \text{V}; \\ \text{V}_{\text{OH}} = \text{V}_{\text{DD}} - 0.4 \ \text{V} \end{array}$		20	-	-	mA
		$\begin{array}{l} 2.0 \ \text{V} \leq \text{V}_{\text{DD}} < 2.5 \ \text{V}; \\ \text{V}_{\text{OH}} = \text{V}_{\text{DD}} - 0.4 \ \text{V}; \end{array}$		12	-	-	mA
I _{OL}	LOW-level output current	$2.5~V \leq V_{DD} \leq 3.6~V;~V_{OL} = 0.4~V$		4	-	-	mA
		2.0 V \leq V_{DD} < 2.5 V; V_{OL} = 0.4 V		3	-	-	mA
I _{OLS}	LOW-level short-circuit output current	$V_{OL} = V_{DD}$	[15]	-	-	50	mA
I _{pd}	pull-down current	V _I = 5 V		10	50	150	μΑ

Table 6. Static characteristics ... continued

LPC1315_16_17_45_46_47 Product data sheet

32-bit ARM Cortex-M3 microcontroller

- System oscillator enabled; PLL and IRC disabled. [3]
- IRC enabled; system oscillator disabled; system PLL disabled. [4]
- I_{DD} measurements were performed with all pins configured as GPIO outputs driven LOW and pull-up resistors disabled. [5]
- [6] BOD disabled.
- [7] All peripherals disabled in the AHBCLKCTRL register. Peripheral clocks to USART, SSP0/1 disabled in the syscon block.
- [8] USB_DP and USB_DM pulled LOW externally.
- [9] Low-current mode PWR_LOW_CURRENT selected when running the set_power routine in the power profiles.
- [10] IRC disabled; system oscillator enabled; system PLL enabled.
- [11] WAKEUP pin pulled HIGH externally. An external pull-up resistor is required on the RESET pin for the Deep power-down mode.
- [12] Including voltage on outputs in 3-state mode.
- [13] V_{DD} supply voltage must be present.
- [14] 3-state outputs go into 3-state mode in Deep power-down mode.
- [15] Allowed as long as the current limit does not exceed the maximum current allowed by the device.
- [16] To V_{SS}.
- [17] Includes external resistors of 33 $\Omega \pm 1$ % on USB_DP and USB_DM.

9.1 BOD static characteristics

BOD static characteristics^[1] Table 7.

 $T_{amb} = 25 \ ^{\circ}C.$

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{th}	threshold voltage	interrupt level 1				
		assertion	-	2.22	-	V
		de-assertion	-	2.35	-	V
		interrupt level 2				
		assertion	-	2.52	-	V
		de-assertion	-	2.66	-	V
		interrupt level 3				
		assertion	-	2.80	-	V
		de-assertion	-	2.90	-	V
		reset level 0				
		assertion	-	1.46	-	V
		de-assertion	-	1.63	-	V
		reset level 1				
		assertion	-	2.06	-	V
		de-assertion	-	2.15	-	V
		reset level 2				
		assertion	-	2.35	-	V
		de-assertion	-	2.43	-	V
		reset level 3				
		assertion	-	2.63	-	V
		de-assertion	-	2.71	-	V

[1] Interrupt levels are selected by writing the level value to the BOD control register BODCTRL, see LPC1315/16/17/45/46/47 user manual.









32-bit ARM Cortex-M3 microcontroller



LPC1315_16_17_45_46_47

32-bit ARM Cortex-M3 microcontroller

11. ADC electrical characteristics

Table 17. ADC characteristics

 $V_{DDA} = 2.7$ V to 3.6 V; $T_{amb} = -40$ °C to +85 °C unless otherwise specified; 12-bit resolution.

Symbol	Parameter	Conditions		Min	Тур	Мах	Unit
VIA	analog input voltage			0	-	V _{DDA}	V
C _{ia}	analog input capacitance			-	5	-	pF
I _{DDA(ADC)}	ADC analog supply current	on pin V _{DDA} (LQFP64 package only)	<u>[1]</u>	-	5	-	μΑ
		low-power mode					
		during ADC conversions		-	350	-	μA
E _D	differential linearity error		[2][3]	-	-	±1	LSB
E _{L(adj)}	integral non-linearity		[4]	-	-	±5	LSB
E _O	offset error		[5][6]	-	-	±2.5	LSB
E _G	gain error		[7]	-	-	±0.3	%
E _T	absolute error		[8]	-	-	7	LSB
R _{vsi}	voltage source interface resistance		[9]	-	1	-	kΩ
f _{clk(ADC)}	ADC clock frequency			-	-	15.5	MHz
f _{c(ADC)}	ADC conversion frequency		[10]	-	-	500	kHz

[1] Select the ADC low-power mode by setting the LPWRMODE bit in the ADC CR register. See the LPC1315/16/17/45/46/47 user manual.

[2] The ADC is monotonic, there are no missing codes.

[3] The differential linearity error (E_D) is the difference between the actual step width and the ideal step width. See Figure 27.

[4] The integral non-linearity (E_{L(adj)}) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See Figure 27.

[5] The offset error (E₀) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See Figure 27.

[6] ADCOFFS value (bits 7:4) = 2 in the ADC TRM register. See the LPC1315/16/17/45/46/47 user manual.

[7] The gain error (E_G) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See Figure 27.

[8] The absolute error (E_T) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve. See Figure 27.

[9] See Figure 27.

[10] The conversion frequency corresponds to the number of samples per second.

NXP Semiconductors

LPC1315/16/17/45/46/47



32-bit ARM Cortex-M3 microcontroller

12. Application information



12.1 Suggested USB interface solutions



12.2 XTAL input

The input voltage to the on-chip oscillators is limited to 1.8 V. If the oscillator is driven by a clock in slave mode, it is recommended that the input be coupled through a capacitor with $C_i = 100 \text{ pF}$. To limit the input voltage to the specified range, choose an additional capacitor to ground C_g which attenuates the input voltage by a factor $C_i/(C_i + C_g)$. In slave mode, a minimum of 200 mV(RMS) is needed.

© NXP B.V. 2012. All rights reserved.

32-bit ARM Cortex-M3 microcontroller



12.5 Reset pad configuration

12.6 ADC usage notes

The following guidelines show how to increase the performance of the ADC in a noisy environment beyond the ADC specifications listed in <u>Table 17</u>:

- The ADC input trace must be short and as close as possible to the LPC1315/16/17/45/46/47 chip.
- The ADC input traces must be shielded from fast switching digital signals and noisy power supply lines.
- Because the ADC and the digital core share the same power supply, the power supply line must be adequately filtered.
- To improve the ADC performance in a very noisy environment, put the device in Sleep mode during the ADC conversion.

Remark: On the LQFP64 package, the analog power supply and the reference voltage can be connected on separate pins for better noise immunity.

LPC1315_16_17_45_46_47

32-bit ARM Cortex-M3 microcontroller



Fig 36. Package outline LQFP64 (SOT314-2)

All information provided in this document is subject to legal disclaimers.



32-bit ARM Cortex-M3 microcontroller

19. Contents

1	General description 1
2	Features and benefits 1
3	Applications 3
4	Ordering information 3
4.1	Ordering options 4
5	Block diagram
6	Pinning information
6.1	Pinning
6.2	Pin description 12
7	Functional description 24
7.1	On-chip flash programming memory 24
7.2	EEPROM 24
7.3	SRAM
7.4	On-chip ROM
7.5	Memory map 24
7.6	Nested Vectored Interrupt Controller
	(NVIC)
7.6.1	Features
7.6.2	Interrupt sources
7.7	IOCON block
7.7.1	Features
7.8	
7.8.1	reatures
7.9	Full-speed USB device controller 27
7.9.1	
7.10	USART 27
7.10.1	Features
7.11	SSP serial I/O controller
7.11.1	Features
7.12	I ² C-bus serial I/O controller
7.12.1	Features
7.13	12-bit ADC 29
7.13.1	Features
7.14	General purpose external event
	counter/timers
7.14.1	Features
7.15	Repetitive Interrupt (RI) timer
7.15.1	Features
7.16	System tick timer
7.17	
7 1 7 1	(WWWDT)
7 18	Clocking and power control
7 18 1	Integrated oscillators 31
7 18 1 1	Internal RC oscillator 32
7.18 1 2	System oscillator

7.18.1.3	Watchdog oscillator	33
7.18.2	System PLL and USB PLL	33
7.18.3	Clock output	33
7.18.4	Wake-up process	33
7.18.5		33
7.18.5.1	Power profiles	34
7.18.5.2		34
7.18.5.3		34
7.18.5.4		35
7.18.5.5		35
7.18.6		35
7.18.0.1	Reset	30
7.10.0.2		30
1.10.0.3	(Code Read Protection CRR)	26
7 18 6 /	(Code Read Flotection - CRF)	30
7 1 8 6 5		36
7.10.0.0		36
7.10.0.0	Emulation and debugging	36
o		20
0	Clariting values	აი ეი
9		39
9.1	BOD static characteristics	42
9.2		43
9.3		47
10	Dynamic characteristics	51
10.1	Flash/EEPROM memory	51
10.2	External clock.	51
10.3		53
10.4		54
10.5		54
10.6		50
11	ADC electrical characteristics	59
12	Application information	61
12.1	Suggested USB interface solutions	61
12.2	XTAL input	61
12.3	XTAL Printed-Circuit Board	
	(PCB) layout guidelines	63
12.4	Standard I/O pad configuration	64
12.5	Reset pad configuration	65
12.6	ADC usage notes	65
13	Package outline	66
14	Soldering	69
15	Abbreviations	72
16	Revision history	73
17	Legal information	7/
17 1		74
17.1		14

continued >>

NXP Semiconductors

LPC1315/16/17/45/46/47

32-bit ARM Cortex-M3 microcontroller

19	Contents	76
18	Contact information	75
17.4	Trademarks	75
17.3	Disclaimers	74
17.2	Definitions	74

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2012.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 20 September 2012 Document identifier: LPC1315_16_17_45_46_47