

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	I <sup>2</sup> C, Microwire, SPI, SSI, SSP, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	40
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1347fbd48-151

Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 32-bit ARM Cortex-M3 microcontroller

- Debug options:
  - Standard JTAG test interface for BSDL.
  - Serial Wire Debug.
  - Support for ETM ARM Cortex-M3 debug time stamping.
- Digital peripherals:
  - ◆ Up to 51 General Purpose I/O (GPIO) pins with configurable pull-up/pull-down resistors, repeater mode, input inverter, and pseudo open-drain mode. Eight pins support programmable glitch filter.
  - Up to 8 GPIO pins can be selected as edge and level sensitive interrupt sources.
  - Two GPIO grouped interrupt modules enable an interrupt based on a programmable pattern of input states of a group of GPIO pins.
  - High-current source output driver (20 mA) on one pin (P0\_7).
  - ◆ High-current sink driver (20 mA) on true open-drain pins (P0\_4 and P0\_5).
  - Four general purpose counter/timers with a total of up to 8 capture inputs and 13 match outputs.
  - Programmable Windowed WatchDog Timer (WWDT) with a internal low-power WatchDog Oscillator (WDO).
  - Repetitive Interrupt Timer (RI Timer).
- Analog peripherals:
  - ◆ 12-bit ADC with eight input channels and sampling rates of up to 500 kSamples/s.
- Serial interfaces:
  - USB 2.0 full-speed device controller (LPC1345/46/47) with on-chip ROM-based USB driver library.
  - USART with fractional baud rate generation, internal FIFO, a full modem control handshake interface, and support for RS-485/9-bit mode and synchronous mode. USART supports an asynchronous smart card interface (ISO 7816-3).
  - Two SSP controllers with FIFO and multi-protocol capabilities.
  - ◆ I<sup>2</sup>C-bus interface supporting the full I<sup>2</sup>C-bus specification and Fast-mode Plus with a data rate of up to 1 Mbit/s with multiple address recognition and monitor mode.
- Clock generation:
  - Crystal Oscillator with an operating range of 1 MHz to 25 MHz (system oscillator) with failure detector.
  - 12 MHz high-frequency Internal RC oscillator (IRC) trimmed to 1 % accuracy over the entire voltage and temperature range. The IRC can optionally be used as a system clock.
  - Internal low-power, low-frequency WatchDog Oscillator (WDO) with programmable frequency output.
  - PLL allows CPU operation up to the maximum CPU rate with the system oscillator or the IRC as clock sources.
  - ♦ A second, dedicated PLL is provided for USB (LPC1345/46/47).
  - Clock output function with divider that can reflect the crystal oscillator, the main clock, the IRC, or the watchdog oscillator.
- Power control:
  - ◆ Four reduced power modes: Sleep, Deep-sleep, Power-down, and Deep power-down.
  - Power profiles residing in boot ROM allow optimized performance and minimized power consumption for any given application through one simple function call.

32-bit ARM Cortex-M3 microcontroller


# 5. Block diagram



# **NXP Semiconductors**

# LPC1315/16/17/45/46/47

32-bit ARM Cortex-M3 microcontroller



# 32-bit ARM Cortex-M3 microcontroller

# 6.2 Pin description

Symbol					<u>e[1]</u>		Description
	LQFP64	LQFP48	HVQFN33		Reset state <sup>[1]</sup>	Type	
RESET/PIO0_0	4	3	2	[2]	I; PU	I	<b>RESET</b> — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0. This pin also serves as the debug select input. LOW level selects the JTAG boundary scan. HIGH level selects the ARM SWD debug mode.
					-	I/O	<b>PIO0_0</b> — General purpose digital input/output pin.
PIO0_1/CLKOUT/ CT32B0_MAT2	5	4	3	<u>[3]</u>	I; PU	I/O	<b>PIO0_1</b> — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.
					-	0	CLKOUT — Clockout pin.
- O CT32B0_MAT2 — Match output 2					CT32B0_MAT2 — Match output 2 for 32-bit timer 0.		
PIO0_2/SSEL0/	13	10	8	<u>[3]</u>	I; PU	I/O	PIO0_2 — General purpose digital input/output pin.
CT16B0_CAP0						I/O	SSEL0 — Slave select for SSP0.
						I	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.
PIO0_3	19	14	9	[3]	I; PU	I/O	PIO0_3 — General purpose digital input/output pin.
PIO0_4/SCL	20	15	10	<u>[4]</u>	IA	I/O	<b>PIO0_4</b> — General purpose digital input/output pin (open-drain).
					-	I/O	<b>SCL</b> — I <sup>2</sup> C-bus clock input/output (open-drain). High-current sink only if I <sup>2</sup> C Fast-mode Plus is selected in the I/O configuration register.
PIO0_5/SDA	21	16	11	[4]	IA	I/O	<b>PIO0_5</b> — General purpose digital input/output pin (open-drain).
					-	I/O	<b>SDA</b> — I <sup>2</sup> C-bus data input/output (open-drain). High-current sink only if I <sup>2</sup> C Fast-mode Plus is selected in the I/O configuration register.
PIO0_6/R/	29	22	15	[3]	I; PU	I/O	PIO0_6 — General purpose digital input/output pin.
SCK0					-	-	R — Reserved.
					-	I/O	SCK0 — Serial clock for SSP0.
PIO0_7/CTS	30	23	16	[5]	I; PU	I/O	<b>PIO0_7</b> — General purpose digital input/output pin (high-current output driver).
					-	I	<b>CTS</b> — Clear To Send input for USART.
PIO0_8/MISO0/	36	27	17	[3]	I; PU	I/O	PIO0_8 — General purpose digital input/output pin.
CT16B0_MAT0					-	I/O	MISO0 — Master In Slave Out for SSP0.
					-	0	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.
PIO0_9/MOSI0/	37	28	18	[3]	I; PU	I/O	PIO0_9 — General purpose digital input/output pin.
CT16B0_MAT1/					-	I/O	MOSI0 — Master Out Slave In for SSP0.
SWO					-	0	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.
					-	0	SWO — Serial wire trace output.

#### LPC1315\_16\_17\_45\_46\_47

All information provided in this document is subject to legal disclaimers.

### 32-bit ARM Cortex-M3 microcontroller

Table 3.   Pin description	(LPC	Table 3.    Pin description (LPC1315/16/17 - no USB)										
Symbol	LQFP64	LQFP48	HVQFN33		Reset state <u>[1]</u>	Type	Description					
PIO1_13/DTR/	47	36	-	[3]	I; PU	I/O	PIO1_13 — General purpose digital input/output pin.					
CT16B0_MAT0/TXD					-	0	<b>DTR</b> — Data Terminal Ready output for USART.					
					-	0	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.					
					-	0	TXD — Transmitter output for USART.					
PIO1_14/DSR/	49	37	-	[3]	I; PU	I/O	PIO1_14 — General purpose digital input/output pin.					
CT16B0_MAT1/RXD					-	I	DSR — Data Set Ready input for USART.					
					-	0	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.					
					-	I	RXD — Receiver input for USART.					
PIO1_15/DCD/	57	43	28	[3]	I; PU	I/O	PIO1_15 — General purpose digital input/output pin.					
CT16B0_MAT2/SCK1					-	1	DCD — Data Carrier Detect input for USART.					
					-	0	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.					
					-	I/O	SCK1 — Serial clock for SSP1.					
PIO1_16/RI/CT16B0_CAP0	63	48	-	[3]	I; PU	I/O	PIO1_16 — General purpose digital input/output pin.					
					-	I	RI — Ring Indicator input for USART.					
					-	I	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.					
PIO1_17/CT16B0_CAP1/	23	-	-	[3]	I; PU	I/O	PIO1_17 — General purpose digital input/output pin.					
RXD					-	I	CT16B0_CAP1 — Capture input 1 for 16-bit timer 0.					
					-	I	<b>RXD</b> — Receiver input for USART.					
PIO1_18/CT16B1_CAP1/	28	-	-	[3]	I; PU	I/O	PIO1_18 — General purpose digital input/output pin.					
TXD					-	I	CT16B1_CAP1 — Capture input 1 for 16-bit timer 1.					
					-	0	TXD — Transmitter output for USART.					
PIO1_19/DTR/SSEL1	3	2	1	[3]	I; PU	I/O	PIO1_19 — General purpose digital input/output pin.					
					-	0	<b>DTR</b> — Data Terminal Ready output for USART.					
					-	I/O	SSEL1 — Slave select for SSP1.					
PIO1_20/DSR/SCK1	18	13	-	[3]	I; PU	I/O	PIO1_20 — General purpose digital input/output pin.					
					-	I	<b>DSR</b> — Data Set Ready input for USART.					
					-	I/O	SCK1 — Serial clock for SSP1.					
PIO1_21/DCD/MISO1	35	26	-	[3]	I; PU	I/O	PIO1_21 — General purpose digital input/output pin.					
					-	I	<b>DCD</b> — Data Carrier Detect input for USART.					
					-	I/O	MISO1 — Master In Slave Out for SSP1.					
PIO1_22/RI/MOSI1	51	38	-	[3]	I; PU	I/O	PIO1_22 — General purpose digital input/output pin.					
					-	I	<b>RI</b> — Ring Indicator input for USART.					
					-	I/O	MOSI1 — Master Out Slave In for SSP1.					
PIO1_23/CT16B1_MAT1/	24	18	13	[3]	I; PU	I/O	PIO1_23 — General purpose digital input/output pin.					
SSEL1					-	0	CT16B1_MAT1 — Match output 1 for 16-bit timer 1.					
					-	I/O	<b>SSEL1</b> — Slave select for SSP1.					
PIO1_24/CT32B0_MAT0	27	21	14	[3]	I; PU	I/O	PIO1_24 — General purpose digital input/output pin.					
					-	0	CT32B0_MAT0 — Match output 0 for 32-bit timer 0.					
LDC1045 16 17 45 40 47			A.H	former	provide 11							
LPC1315_16_17_45_46_47			All in	normation	i provided in t	nis documen	t is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.					

#### Table 3. Pin description (LPC1315/16/17 - no USB)

Product data sheet

### 32-bit ARM Cortex-M3 microcontroller

Symbol	LQFP64	LQFP48	HVQFN33		Reset state <sup>[1]</sup>	Type	Description
PIO1_25/CT32B0_MAT1	2	1	-	[3]	I; PU	I/O	PIO1_25 — General purpose digital input/output pin.
					-	0	CT32B0_MAT1 — Match output 1 for 32-bit timer 0.
PIO1_26/CT32B0_MAT2/	14	11	-	[3]	I; PU	I/O	PIO1_26 — General purpose digital input/output pin.
RXD					-	0	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.
					-	I	<b>RXD</b> — Receiver input for USART.
PIO1_27/CT32B0_MAT3/	15	12	-	[3]	I; PU	I/O	PIO1_27 — General purpose digital input/output pin.
TXD					-	0	CT32B0_MAT3 — Match output 3 for 32-bit timer 0.
					-	0	<b>TXD</b> — Transmitter output for USART.
PIO1_28/CT32B0_CAP0/	31	24	-	<u>[3]</u>	I; PU	I/O	PIO1_28 — General purpose digital input/output pin.
SCLK					-	I	CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.
					-	I/O	<b>SCLK</b> — Serial clock input/output for USART in synchronous mode.
PIO1_29/SCK0/	41	31	-	[3]	I; PU	I/O	PIO1_29 — General purpose digital input/output pin.
CT32B0_CAP1					-	I/O	SCK0 — Serial clock for SSP0.
					-	I	CT32B0_CAP1 — Capture input 1 for 32-bit timer 0.
PIO1_31	-	25	-	[3]	I; PU	I/O	PIO1_31 — General purpose digital input/output pin.
n.c.	25	19	-		-	-	Not connected.
n.c.	26	20	-		-	-	Not connected.
XTALIN	8	6	4	<u>[8]</u>	-	-	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
XTALOUT	9	7	5	[8]	-	-	Output from the oscillator amplifier.
V <sub>DDA</sub>	59	-	-		-	-	Analog 3.3 V pad supply voltage: This should be nominally the same voltage as $V_{DD}$ but should be isolated to minimize noise and error. This voltage is used to power the ADC. This pin should be tied to 3.3 V if the ADC is not used.
VREFN	48	-	-		-	-	ADC negative reference voltage: This should be nominally the same voltage as $V_{SS}$ but should be isolated to minimize noise and error. Level on this pin is used as a reference for ADC.

### Table 3. Pin description (LPC1315/16/17 - no USB)

#### 32-bit ARM Cortex-M3 microcontroller

Table 5.	Fin description (LFC	1010/		, 000,		
Symbol	LQFP64	LQFP48	HVQFN33	Reset state[1]	Type	Description
VREFP	64	-	-	-	-	ADC positive reference voltage: This should be nominally the same voltage as $V_{DDA}$ but should be isolated to minimize noise and error. Level on this pin is used as a reference for ADC. This pin should be tied to 3.3 V if the ADC is not used.
V <sub>SSA</sub>	55	-	-	-	-	Analog ground: 0 V reference. This should nominally be the same voltage as $V_{SS}$ Product data sheet but should be isolated to minimize noise and error.
V <sub>DD</sub>	10; 33; 58	8; 44	6; 29	-	-	Supply voltage to the internal regulator and the external rail. On LQFP48 and HVQFN33 packages, this pin is also connected to the 3.3 V ADC supply and reference voltage.
$V_{SS}$	7; 54	5; 41	33	-	-	Ground.

#### Table 3. Pin description (LPC1315/16/17 - no USB)

[1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled; IA = inactive, no pull-up/down enabled; F = floating; floating pins, if not used, should be tied to ground or power to minimize power consumption.

[2] See Figure 33 for the reset pad configuration. RESET functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode.

[3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 32).

- [4] I<sup>2</sup>C-bus pins compliant with the I<sup>2</sup>C-bus specification for I<sup>2</sup>C standard mode, I<sup>2</sup>C Fast-mode, and I<sup>2</sup>C Fast-mode Plus.
- [5] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see <u>Figure 32</u>); includes high-current output driver.
- [6] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see <u>Figure 32</u>); includes programmable digital input glitch filter.
- [7] WAKEUP pin. 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see <u>Figure 32</u>); includes digital input glitch filter.
- [8] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

### 32-bit ARM Cortex-M3 microcontroller

PIO0_1/CLKOUT/ CT32B0_MAT2/ USB_FTOGGLE       5       4       3       II       IV       PIO0_0 - General purpose digital input/output pin. LOW level selects the ARM SWD debug mode. selects the ARM SWD debug mode.         PIO0_1/CLKOUT/ CT32B0_MAT2/ USB_FTOGGLE       5       4       3       III       IV       PIO0_1 - General purpose digital input/output pin. LOW level selects the ARM SWD debug mode.         PIO0_1/CLKOUT/ CT32B0_MAT2/ USB_FTOGGLE       5       4       3       III       IV       PIO0_1 - General purpose digital input/output pin. LOW level on this pin during reset starts the ISP command handler or the USB device enumeration.         PIO0_2/SSEL0/ CT16B0_CAPO       13       10       8       III       IV       PIO0_2 - General purpose digital input/output pin. LOW level on this pin during reset starts the ISP command handler - USB 1 ms Start-of-Frame signal.         PIO0_2/SSEL0/ CT16B0_CAPO       13       10       8       III       IV       PIO0_2 - General purpose digital input/output pin. IVO       SSEL0 - Slave select for SSP0.         PIO0_3/USB_VBUS       19       14       9       III       IV       PIO0_2 - General purpose digital input/output pin. IVO       SSEL0 - Clature input 0 for 16-bit timer 0.         PIO0_4/SCL       20       15       10       II       II       IV       PIO0_4 - General purpose digital input/output pin. (open-drain).       IVO       PIO0_4 - General purpose digital in	Symbol	LQFP64	LQFP48	HVQFN33		Reset state <sup>[1]</sup>	Type	Description
PIO0_1/CLKOUT/ CT32B0_MAT2/ USB_FTOGGLE         5         4         3         3         1         PIO0_1 — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler or the USB device enumeration.           USB_FTOGGLE         0         CLKOUT — Clockout pin.         0         CT32B0_MAT2 — Match output 2 for 32-bit timer 0.           PIO0_2/SSEL0/ CT16B0_CAPO         13         10         8         2         1         PU //O         PIO0_2 — General purpose digital input/output pin.           PIO0_3/USB_VBUS         19         14         9         2         1         PIO0_1         PIO0_3 — General purpose digital input/output pin.           PIO0_3/USB_VBUS         19         14         9         2         1         PIO0_3         General purpose digital input/output pin.           PIO0_4/SCL         19         14         9         2         1         PIO0_4 — General purpose digital input/output pin.           PIO0_4/SCL         20         15         10         4         10         PIO0_5 — General purpose digital input/output pin (open-drain).           PIO0_5/SDA         21         16         11         4         10         PIO0_5 — General purpose digital input/output pin (open-drain).           PIO0_6/USB_CONNECT/         29         22         15         10 <td>RESET/PIO0_0</td> <td>4</td> <td>3</td> <td>2</td> <td>[2]</td> <td>I; PU</td> <td>I</td> <td>address 0. This pin also serves as the debug select input. LOW level selects the JTAG boundary scan. HIGH level</td>	RESET/PIO0_0	4	3	2	[2]	I; PU	I	address 0. This pin also serves as the debug select input. LOW level selects the JTAG boundary scan. HIGH level
$ \begin{array}{c} \mbox{CT32B0_MAT2/} \mbox{USB_FTOGGLE} \\ \mbox{USB_CAPO} \\ \mbox{USD_CAPO} \\ \mbox{USB_CAPO} \\ \mbox{USD_CAPO} \\ \mbox{USB_CAPO} \\ \mbox{USD_CAPO} \\ \mbox{USD_CAPO} \\ \mbox{USD_CAPO} \\ \mbox{USB_CAPO} \\ \mbox{USD_CAPO} \\ \mbox{USD_CAPO} \\ \mbox{USB_CAPO} \\ \mbox{USD_CAPO} \\ \m$						-	I/O	PIO0_0 — General purpose digital input/output pin.
PIO0_2/SSEL0/ CT16B0_CAP0         13         10         8         Image: Product of the product	CT32B0_MAT2/	5	4	3	<u>[3]</u>	I; PU	I/O	LOW level on this pin during reset starts the ISP
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$						-	0	CLKOUT — Clockout pin.
PIO0_2/SSEL0/ CT16B0_CAP0         13         10         8         13         10         14         9         13         11         14         9         13         10         14         9         13         10         14         14         14         14         14         14         14         14         14         14         14         14         14         10         10 <td></td> <td></td> <td></td> <td></td> <td></td> <td>-</td> <td>0</td> <td>CT32B0_MAT2 — Match output 2 for 32-bit timer 0.</td>						-	0	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.
CT16B0_CAP0       //O       SSEL0 — Slave select for SSP0.         I       CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.         PIO0_3/USB_VBUS       19       14       9       12       I; PU       //O       PIO0_3 — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler. A HIGH level during reset starts the USB device enumeration.         PIO0_4/SCL       20       15       10       [4]       IA       //O       PIO0_4 — General purpose digital input/output pin (open-drain).         PIO0_5/SDA       21       16       11       [4]       IA       //O       SCL — I <sup>2</sup> C-bus clock input/output (open-drain).         PIO0_5/SDA       21       16       11       [4]       IA       //O       SDA — I <sup>2</sup> C-bus data input/output (open-drain).         PIO0_6/USB_CONNECT/       29       22       15       [3]       I; PU       //O       PIO0_6 — General purpose digital input/output pin (open-drain).         SCK0       29       22       15       [3]       I; PU       //O       PIO0_6 — General purpose digital input/output pin.         SCK0       29       22       15       [3]       I; PU       //O       PIO0_6 — General purpose digital input/output pin.         SCK0       29       22       15       [1] <td< td=""><td></td><td></td><td></td><td></td><td></td><td>-</td><td>0</td><td>USB_FTOGGLE — USB 1 ms Start-of-Frame signal.</td></td<>						-	0	USB_FTOGGLE — USB 1 ms Start-of-Frame signal.
PIO0_3/USB_VBUS       19       14       9       3       I; PU       I/O       PIO0_3 - General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler. A HIGH level during reset starts the USB device enumeration.         PIO0_4/SCL       20       15       10       4       I       I/O       PIO0_4 - General purpose digital input/output pin (open-drain).         PIO0_4/SCL       20       15       10       4       I       I/O       PIO0_4 - General purpose digital input/output pin (open-drain).         PIO0_5/SDA       21       16       11       14       I/O       PIO0_5 - General purpose digital input/output pin (open-drain).         PIO0_5/SDA       21       16       11       14       I/O       PIO0_5 - General purpose digital input/output pin (open-drain).         PIO0_6/USB_CONNECT/       29       22       15       13       I; PU       I/O       PIO0_6 - General purpose digital input/output pin.         SCK0       21       16       11       14       I       I/O       PIO0_6 - General purpose digital input/output pin.         SCK0       29       22       15       15       I; PU       I/O       PIO0_6 - General purpose digital input/output pin.         SCK0       29       22       15       I; PU       I/O		13	10	8	[3]	I; PU	I/O	PIO0_2 — General purpose digital input/output pin.
$\begin{array}{c} PIO0\_3/USB\_VBUS \\ PIO0\_3/USB\_VBUS \\ PIO0\_3/USB\_VBUS \\ PIO0\_4/SCL \\ PIO0\_6/SCL \\ PIO0\_6$	CT16B0_CAP0						I/O	SSEL0 — Slave select for SSP0.
$\begin{array}{c c c c c c c c c c c c c c c c c c c $							I	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	PIO0_3/USB_VBUS	19	14	9	<u>[3]</u>	I; PU	I/O	LOW level on this pin during reset starts the ISP command handler. A HIGH level during reset starts the
$\frac{1}{100} = \frac{1}{100} + \frac{1}{1000} + \frac{1}{10000} + \frac{1}{10000} + \frac{1}{100000} + \frac{1}{10000000000000000000000000000000000$						-	I	USB_VBUS — Monitors the presence of USB bus power.
PIO0_5/SDA       21       16       11       [4]       IA       I/O       PIO0_5 — General purpose digital input/output pin (open-drain).         PIO0_5/SDA       21       16       11       [4]       IA       I/O       PIO0_5 — General purpose digital input/output pin (open-drain).         PIO0_6/USB_CONNECT/       29       22       15       [3]       I; PU       I/O       PIO0_6 — General purpose digital input/output pin.         SCK0       29       22       15       [3]       I; PU       I/O       PIO0_6 — General purpose digital input/output pin.         SCK0       29       22       15       [3]       I; PU       I/O       PIO0_6 — General purpose digital input/output pin.         SCK0       29       22       15       [3]       I; PU       I/O       PIO0_6 — General purpose digital input/output pin.         SCK0       29       23       16       [1]       PU       I/O       SCK0 — Serial clock for SSP0.         PIO0_7/CTS       30       23       16       [1]       I; PU       I/O       PIO0_7 — General purpose digital input/output pin (high-current output driver).         I       I       I; PU       I/O       PIO0_8 — General purpose digital input/output pin.         I       I; PU       I/O	PIO0_4/SCL	20	15	10	[4]	IA	I/O	
$\frac{(\text{open-drain}).}{\text{High-current sink only if I}^2 C \text{ Fast-mode Plus is selected the I/O configuration register.}} = \frac{(\text{open-drain}).}{\text{High-current sink only if I}^2 C \text{ Fast-mode Plus is selected the I/O configuration register.}} = \frac{(\text{Open-drain}).}{(\text{Open-drain}).} = \frac{(\text{Open-drain}).}{(\text{Open-drain})} = \frac{(\text{Open-drain}).}{(\text{Open-drain})} = \frac{(\text{Open-drain}).}{(\text{Open-drain})} = \frac{(\text{Open-drain}).}{(\text{High-current sink only if I}^2 C \text{ Fast-mode Plus is selected the I/O configuration register.}} = \frac{(\text{Open-drain}).}{(\text{Open-drain})} = \frac{(\text{Open-drain}).}{(\text{Open-drain})} = \frac{(\text{Open-drain}).}{(\text{High-current sink only if I}^2 C \text{ Fast-mode Plus is selected the I/O configuration register.}} = \frac{(\text{Open-drain}).}{(\text{Open-drain})} = \frac{(\text{Open-drain}).}{(\text{Open-drain})} = \frac{(\text{Open-drain}).}{(\text{High-current sink only if I}^2 C \text{ Fast-mode Plus is selected the I/O configuration register.}} = \frac{(\text{Open-drain}).}{(\text{Open-drain})} = \frac{(\text{Open-drain})}{(\text{Open-drain})} = (\text{O$						-	I/O	High-current sink only if I <sup>2</sup> C Fast-mode Plus is selected in
PIO0_6/USB_CONNECT/       29       22       15       I; PU       I/O       PIO0_6 — General purpose digital input/output pin.         SCK0       29       22       15       I; PU       I/O       PIO0_6 — General purpose digital input/output pin.         SCK0       -       -       O       USB_CONNECT — Signal used to switch an external 1.5 kΩ resistor under software control. Used with the SoftConnect USB feature.         -       I/O       SCK0 — Serial clock for SSP0.         PIO0_7/CTS       30       23       16       I; PU       I/O       PIO0_7 — General purpose digital input/output pin (high-current output driver).         -       I       CTS — Clear To Send input for USART.         PIO0_8/MISO0/       36       27       17       I; PU       I/O       PIO0_8 — General purpose digital input/output pin.	PIO0_5/SDA	21	16	11	[4]	IA	I/O	
SCK0       -       O       USB_CONNECT — Signal used to switch an external 1.5 kΩ resistor under software control. Used with the SoftConnect USB feature.         -       I/O       SCK0 — Serial clock for SSP0.         PIO0_7/CTS       30       23       16       I; PU       I/O       PIO0_7 — General purpose digital input/output pin (high-current output driver).         -       I       CTS — Clear To Send input for USART.         PIO0_8/MISO0/       36       27       17       I; PU       I/O       PIO0_8 — General purpose digital input/output pin.						-	I/O	High-current sink only if I <sup>2</sup> C Fast-mode Plus is selected in
-       -		29	22	15	[3]	I; PU	I/O	PIO0_6 — General purpose digital input/output pin.
PIO0_7/CTS       30       23       16       5       I; PU       I/O       PIO0_7 — General purpose digital input/output pin (high-current output driver).         -       I       CTS — Clear To Send input for USART.         PIO0_8/MISO0/       36       27       17       3       I; PU       I/O       PIO0_8 — General purpose digital input/output pin.	SCK0					-	0	
(high-current output driver).         -       I         CTS       Clear To Send input for USART.         PIO0_8/MISO0/       36       27       17         I; PU I/O       PIO0_8 — General purpose digital input/output pin.						-	I/O	SCK0 — Serial clock for SSP0.
PIO0_8/MISO0/ 36 27 17 3 I; PU I/O PIO0_8 — General purpose digital input/output pin.	PIO0_7/CTS	30	23	16	[5]	I; PU	I/O	
						-	I	CTS — Clear To Send input for USART.
CT16B0_MAT0 - I/O <b>MISO0</b> — Master In Slave Out for SSP0.	PIO0_8/MISO0/	36	27	17	[3]	I; PU	I/O	PIO0_8 — General purpose digital input/output pin.
	CT16B0_MAT0		<i>L</i> 1	17	<u>101</u>	-	I/O	MISO0 — Master In Slave Out for SSP0.
- O <b>CT16B0_MAT0</b> — Match output 0 for 16-bit timer 0.						-	0	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.

#### Table 4. Pin description (LPC1345/46/47 - with USB)


Product data sheet

### 32-bit ARM Cortex-M3 microcontroller

Table 4. Pin description	(LPC	1345/	46/47	7 - wi	th USB	)	
Symbol	LQFP64	LQFP48	HVQFN33		Reset state <sup>[1]</sup>	Type	Description
PIO0_17/RTS/	60	45	30	[3]	I; PU	I/O	PIO0_17 — General purpose digital input/output pin.
CT32B0_CAP0/SCLK					-	0	<b>RTS</b> — Request To Send output for USART.
					-	I	CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.
					-	I/O	<b>SCLK</b> — Serial clock input/output for USART in synchronous mode.
PIO0_18/RXD/	61	46	31	[3]	I; PU	I/O	PIO0_18 — General purpose digital input/output pin.
CT32B0_MAT0					-	I	<b>RXD</b> — Receiver input for USART. Used in UART ISP mode.
					-	0	CT32B0_MAT0 — Match output 0 for 32-bit timer 0.
PIO0_19/TXD/	62	47	32	[3]	I; PU	I/O	PIO0_19 — General purpose digital input/output pin.
CT32B0_MAT1					-	0	<b>TXD</b> — Transmitter output for USART. Used in UART ISP mode.
					-	0	CT32B0_MAT1 — Match output 1 for 32-bit timer 0.
PIO0_20/CT16B1_CAP0	11	9	7	[3]	I; PU	I/O	PIO0_20 — General purpose digital input/output pin.
					-	I	CT16B1_CAP0 — Capture input 0 for 16-bit timer 1.
PIO0_21/CT16B1_MAT0/	22	17	' 12	[3]	I; PU	I/O	PIO0_21 — General purpose digital input/output pin.
MOSI1					-	0	CT16B1_MAT0 — Match output 0 for 16-bit timer 1.
					-	I/O	MOSI1 — Master Out Slave In for SSP1.
PIO0_22/AD6/	40	30	20	<u>0 [6]</u>	I; PU	I/O	PIO0_22 — General purpose digital input/output pin.
CT16B1_MAT1/MISO1					-		AD6 — A/D converter, input 6.
					-	0	CT16B1_MAT1 — Match output 1 for 16-bit timer 1.
					-	I/O	MISO1 — Master In Slave Out for SSP1.
PIO0_23/AD7	56	42	27	[6]	I; PU	I/O	PIO0_23 — General purpose digital input/output pin.
					-		AD7 — A/D converter, input 7.
PIO1_0/CT32B1_MAT0	1	-	-	[3]	I; PU	I/O	<b>PIO1_0</b> — General purpose digital input/output pin.
					-	0	CT32B1_MAT0 — Match output 0 for 32-bit timer 1.
PIO1_1/CT32B1_MAT1	17	-	-	[3]	I; PU	I/O	<b>PIO1_1</b> — General purpose digital input/output pin.
					-	0	CT32B1_MAT1 — Match output 1 for 32-bit timer 1.
PIO1_2/CT32B1_MAT2	34	-	-	[3]	I; PU	I/O	<b>PIO1_2</b> — General purpose digital input/output pin.
					-	0	CT32B1_MAT2 — Match output 2 for 32-bit timer 1.
PIO1_3/CT32B1_MAT3	50	-	-	[3]	I; PU	I/O	<b>PIO1_3</b> — General purpose digital input/output pin.
					-	0	CT32B1_MAT3 — Match output 3 for 32-bit timer 1.
PIO1_4/CT32B1_CAP0	16	-	-	[3]	I; PU	I/O	<b>PIO1_4</b> — General purpose digital input/output pin.
					-	I	CT32B1_CAP0 — Capture input 0 for 32-bit timer 1.
PIO1_5/CT32B1_CAP1	32	-	-	[3]	I; PU	I/O	<b>PIO1_5</b> — General purpose digital input/output pin.
					-	I	CT32B1_CAP1 — Capture input 1 for 32-bit timer 1.
PIO1_7	6	-	-	[3]	I; PU	I/O	<b>PIO1_7</b> — General purpose digital input/output pin.
PIO1_8	39	-	-	[3]	I; PU	I/O	<b>PIO1_8</b> — General purpose digital input/output pin.

### Table 4. Pin description (LPC1345/46/47 - with USB)

### 32-bit ARM Cortex-M3 microcontroller



#### Fig 8. LPC1315/16/17/45/46/47 memory map

# 7.6 Nested Vectored Interrupt Controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC) is an integral part of the Cortex-M3. The tight coupling to the CPU allows for low interrupt latency and efficient processing of late arriving interrupts.

### 7.6.1 Features

- Controls system exceptions and peripheral interrupts.
- In the LPC1315/16/17/45/46/47, the NVIC supports up to 32 vectored interrupts.
- Eight programmable interrupt priority levels with hardware priority level masking.

© NXP B.V. 2012. All rights reserved.

### 32-bit ARM Cortex-M3 microcontroller

receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I<sup>2</sup>C is a multi-master bus and can be controlled by more than one bus master connected to it.

### 7.12.1 Features

- The I<sup>2</sup>C-interface is an I<sup>2</sup>C-bus compliant interface with open-drain pins. The I<sup>2</sup>C-bus interface supports Fast-mode Plus with bit rates up to 1 Mbit/s.
- Easy to configure as master, slave, or master/slave.
- Programmable clocks allow versatile rate control.
- Bidirectional data transfer between masters and slaves.
- Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I<sup>2</sup>C-bus can be used for test and diagnostic purposes.
- The I<sup>2</sup>C-bus controller supports multiple address recognition and a bus monitor mode.

## 7.13 12-bit ADC

The LPC1315/16/17/45/46/47 contains one ADC. It is a single 12-bit successive approximation ADC with eight channels.

#### 7.13.1 Features

- 12-bit successive approximation ADC.
- Input multiplexing among 8 pins and three internal sources.
- Low-power mode.
- 10-bit double-conversion rate mode (conversion rate of up to 1 Msample/s).
- Measurement range VREFN to VREFP (typically 3 V; not to exceed VDDA voltage level).
- 12-bit conversion rate of up to 500 kHz.
- Burst conversion mode for single or multiple inputs.
- Optional conversion on transition of input pin or timer match signal.
- On the LQFP64 package, power and reference pins (V<sub>DDA</sub>, V<sub>SSA</sub>, VREFP, VREFN) are brought out on separate pins for superior noise immunity.

### 7.14 General purpose external event counter/timers

The LPC1315/16/17/45/46/47 includes two 32-bit counter/timers and two 16-bit counter/timers. The counter/timer is designed to count cycles of the system derived clock. It can optionally generate interrupts or perform other actions at specified timer values, based on four match registers. Each counter/timer also includes one capture input to trap the timer value when an input signal transitions, optionally generating an interrupt.

#### 32-bit ARM Cortex-M3 microcontroller

controlled as needed by changing clock sources, reconfiguring PLL values, and/or altering the CPU clock divider value. This allows a trade-off of power versus processing speed based on application requirements. In addition, a register is provided for shutting down the clocks to individual on-chip peripherals, allowing fine tuning of power consumption by eliminating all dynamic power use in any peripherals that are not required for the application. Selected peripherals have their own clock divider which provides even better power control.

#### 7.18.5.1 Power profiles

The power consumption in Active and Sleep modes can be optimized for the application through simple calls to the power profile. The power configuration routine configures the LPC1315/16/17/45/46/47 for one of the following power modes:

- Default mode corresponding to power configuration after reset.
- · CPU performance mode corresponding to optimized processing capability.
- Efficiency mode corresponding to optimized balance of current consumption and CPU performance.
- Low-current mode corresponding to lowest power consumption.

In addition, the power profile includes routines to select the optimal PLL settings for a given system clock and PLL input clock.

**Remark:** When using the USB, configure the LPC1345/46/47 in Default mode.

#### 7.18.5.2 Sleep mode

When Sleep mode is entered, the clock to the core is stopped. Resumption from the Sleep mode does not need any special sequence but re-enabling the clock to the ARM core.

In Sleep mode, execution of instructions is suspended until either a reset or interrupt occurs. Peripheral functions continue operation during Sleep mode and may generate interrupts to cause the processor to resume execution. Sleep mode eliminates dynamic power used by the processor itself, memory systems and related controllers, and internal buses.

#### 7.18.5.3 Deep-sleep mode

In Deep-sleep mode, the LPC1315/16/17/45/46/47 is in Sleep-mode and all peripheral clocks and all clock sources are off with the exception of the IRC. The IRC output is disabled unless the IRC is selected as input to the watchdog timer. In addition all analog blocks are shut down and the flash is in stand-by mode. In Deep-sleep mode, the user has the option to keep the watchdog oscillator and the BOD circuit running for self-timed wake-up and BOD protection.

The LPC1315/16/17/45/46/47 can wake up from Deep-sleep mode via reset, selected GPIO pins, a watchdog timer interrupt, or an interrupt generating USB port activity.

Deep-sleep mode saves power and allows for short wake-up times.

LPC1315\_16\_17\_45\_46\_47

### 32-bit ARM Cortex-M3 microcontroller

The RESET pin selects between the JTAG boundary scan (RESET = LOW) and the ARM SWD debug (RESET = HIGH). The ARM SWD debug port is disabled while the LPC1315/16/17/45/46/47 is in reset.

**Remark:** Boundary scan operations should not be started until 250  $\mu$ s after POR, and the test TAP should be reset after the boundary scan. Boundary scan is not affected by Code Read Protection.

**Remark:** The JTAG interface cannot be used for debug purposes.

32-bit ARM Cortex-M3 microcontroller

# 8. Limiting values

#### Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).[1]

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DD</sub>	supply voltage (core and external rail)		2.0	3.6	V
VI	input voltage	5 V tolerant I/O pins; only valid when the V <sub>DD</sub> supply voltage is present	[2] -0.5	+5.5	V
I <sub>DD</sub>	supply current	per supply pin	-	100	mA
I <sub>SS</sub>	ground current	per ground pin	-	100	mA
I <sub>latch</sub>	I/O latch-up current	–(0.5V <sub>DD</sub> ) < V <sub>I</sub> < (1.5V <sub>DD</sub> ); T <sub>j</sub> < 125 °C	-	100	mA
T <sub>stg</sub>	storage temperature	non-operating	<u>[3]</u> –65	+150	°C
T <sub>j(max)</sub>	maximum junction temperature		-	150	°C
P <sub>tot(pack)</sub>	total power dissipation (per package)	based on package heat transfer, not device power consumption	-	1.5	W
V <sub>ESD</sub>	electrostatic discharge voltage	human body model; all pins	<u>[4]</u> –5000	+5000	V

[1] The following applies to the limiting values:

a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.

b) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise noted.

[2] Including voltage on outputs in 3-state mode.

[3] The maximum non-operating storage temperature is different than the temperature for required shelf life which should be determined based on required shelf lifetime. Please refer to the JEDEC spec (J-STD-033B.1) for further details.

[4] Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 kΩ series resistor.


### 32-bit ARM Cortex-M3 microcontroller

### Table 8. Power consumption for individual analog and digital blocks

The supply current per peripheral is measured as the difference in supply current between the peripheral block enabled and the peripheral block disabled in the SYSAHBCLKCTRL or PDRUNCFG (for analog blocks) registers. All other blocks are disabled in both registers and no code is executed. Measured on a typical sample at  $T_{amb} = 25$  °C. Unless noted otherwise, the system oscillator and PLL are running in both measurements.

		supply cur r different cies		-	Notes
	n/a	12 MHz	48 MHz	72 MHz	
ROM	-	0.04	0.15	0.22	
SSP0	-	0.11	0.41	0.60	
SSP1	-	0.11	0.41	0.60	
USART	-	0.20	0.76	1.11	
WDT	-	0.01	0.05	0.08	Main clock selected as clock source for the WDT.
USB	-	-	1.2	-	

# 9.3 Electrical pin characteristics



32-bit ARM Cortex-M3 microcontroller

# 10.3 Internal oscillators

#### Table 12. Dynamic characteristics: IRC

 $T_{amb} = -40 \text{ °C to } +85 \text{ °C}; 2.7 \text{ V} \le V_{DD} \le 3.6 \text{ V}_{11}.$ 

Symbol	Parameter	Conditions	Min	Typ <u>[2]</u>	Max	Unit
f <sub>osc(RC)</sub>	internal RC oscillator frequency	-	11.88	12	12.12	MHz

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.




Table 13. Dynamic characteristics: Watchdog oscillator

Symbol	Parameter	Conditions		Min	Typ <u>[1]</u>	Max	Unit
f <sub>osc(int)</sub>	internal oscillator frequency	DIVSEL = 0x1F, FREQSEL = 0x1 in the WDTOSCCTRL register;	[2][3]	-	9.4	-	kHz
		DIVSEL = 0x00, FREQSEL = 0xF in the WDTOSCCTRL register	[2][3]	-	2300	-	kHz

[1] Typical ratings are not guaranteed. The values listed are at nominal supply voltages.

[2] The typical frequency spread over processing and temperature ( $T_{amb} = -40 \text{ °C to } +85 \text{ °C}$ ) is ±40 %.


[3] See the LPC1315/16/17/45/46/47 user manual.

### **NXP Semiconductors**

# LPC1315/16/17/45/46/47

#### 32-bit ARM Cortex-M3 microcontroller

- [8] The maximum t<sub>HD;DAT</sub> could be 3.45 μs and 0.9 μs for Standard-mode and Fast-mode but must be less than the maximum of t<sub>VD;DAT</sub> or t<sub>VD;ACK</sub> by a transition time (see *UM10204*). This maximum must only be met if the device does not stretch the LOW period (t<sub>LOW</sub>) of the SCL signal. If the clock stretches the SCL, the data must be valid by the set-up time before it releases the clock.
- [9] tSU;DAT is the data set-up time that is measured with respect to the rising edge of SCL; applies to data in transmission and the acknowledge.
- [10] A Fast-mode l<sup>2</sup>C-bus device can be used in a Standard-mode l<sup>2</sup>C-bus system but the requirement  $t_{SU;DAT} = 250$  ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line  $t_{r(max)} + t_{SU;DAT} = 1000 + 250 = 1250$  ns (according to the Standard-mode l<sup>2</sup>C-bus specification) before the SCL line is released. Also the acknowledge timing must meet this set-up time.



### 32-bit ARM Cortex-M3 microcontroller

# 10.6 SSP interface

#### Table 16. Dynamic characteristics: SSP pins in SPI mode

Symbol	Parameter	Conditions		Min	Max	Unit
SSP maste	er					
T <sub>cy(clk)</sub>	clock cycle time	full-duplex mode	[1]	40	-	ns
		when only transmitting	<u>[1]</u>	27.8	-	ns
t <sub>DS</sub>	data set-up time	in SPI mode;	[2]	15	-	ns
		$2.4~V \leq V_{DD} \leq 3.6~V$				
		$2.0~V \leq V_{DD} < 2.4~V$	[2]	20	-	ns
t <sub>DH</sub>	data hold time	in SPI mode	[2]	0	-	ns
t <sub>v(Q)</sub>	data output valid time	in SPI mode	[2]	-	10	ns
t <sub>h(Q)</sub>	data output hold time	in SPI mode	[2]	0	-	ns
SSP slave						
T <sub>cy(PCLK)</sub>	PCLK cycle time			13.9	-	ns
t <sub>DS</sub>	data set-up time	in SPI mode	[3][4]	0	-	ns
t <sub>DH</sub>	data hold time	in SPI mode	[3][4]	$3 \times T_{cy(PCLK)}$ + 4	-	ns
t <sub>v(Q)</sub>	data output valid time	in SPI mode	[3][4]	-	$3 \times T_{cy(PCLK)}$ + 11	ns
t <sub>h(Q)</sub>	data output hold time	in SPI mode	[3][4]	-	$2 \times T_{cy(PCLK)} + 5$	ns

[1] T<sub>cy(clk)</sub> = (SSPCLKDIV × (1 + SCR) × CPSDVSR) / f<sub>main</sub>. The clock cycle time derived from the SPI bit rate T<sub>cy(clk)</sub> is a function of the main clock frequency f<sub>main</sub>, the SSP peripheral clock divider (SSPCLKDIV), the SSP SCR parameter (specified in the SSP0CR0 register), and the SSP CPSDVSR parameter (specified in the SSP clock prescale register).


[2]  $T_{amb} = -40 \ ^{\circ}C$  to 85  $^{\circ}C$ .

 $[3] \quad T_{cy(clk)} = 12 \times T_{cy(PCLK)}.$ 

 $\label{eq:Tamb} \begin{array}{ll} \mbox{[4]} & \mbox{T}_{amb} = 25 \ ^{\circ}\mbox{C}; \ \mbox{V}_{DD} = 3.3 \ \mbox{V}. \end{array}$ 

32-bit ARM Cortex-M3 microcontroller

# 13. Package outline



HVQFN33: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 x 7 x 0.85 mm

#### Fig 34. Package outline HVQFN33

All information provided in this document is subject to legal disclaimers.

32-bit ARM Cortex-M3 microcontroller

