

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | ARM® Cortex®-M3  |
| Core Size                  | 32-Bit Single-Core   |
| Speed                      | 72MHz  |
| Connectivity               | I <sup>2</sup> C, Microwire, SPI, SSI, SSP, UART/USART, USB              |
| Peripherals                | Brown-out Detect/Reset, POR, WDT   |
| Number of I/O              | 26   |
| Program Memory Size        | 64KB (64K x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | 4K x 8   |
| RAM Size                   | 12K x 8  |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 3.6V  |
| Data Converters            | A/D 8x12b  |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 32-VQFN Exposed Pad  |
| Supplier Device Package    | 32-HVQFN (7x7)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1347fhn33-551 |
|                            |  |


Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Debug options:
  - Standard JTAG test interface for BSDL.
  - Serial Wire Debug.
  - Support for ETM ARM Cortex-M3 debug time stamping.
- Digital peripherals:
  - ◆ Up to 51 General Purpose I/O (GPIO) pins with configurable pull-up/pull-down resistors, repeater mode, input inverter, and pseudo open-drain mode. Eight pins support programmable glitch filter.
  - Up to 8 GPIO pins can be selected as edge and level sensitive interrupt sources.
  - Two GPIO grouped interrupt modules enable an interrupt based on a programmable pattern of input states of a group of GPIO pins.
  - High-current source output driver (20 mA) on one pin (P0\_7).
  - ◆ High-current sink driver (20 mA) on true open-drain pins (P0\_4 and P0\_5).
  - Four general purpose counter/timers with a total of up to 8 capture inputs and 13 match outputs.
  - Programmable Windowed WatchDog Timer (WWDT) with a internal low-power WatchDog Oscillator (WDO).
  - Repetitive Interrupt Timer (RI Timer).
- Analog peripherals:
  - ◆ 12-bit ADC with eight input channels and sampling rates of up to 500 kSamples/s.
- Serial interfaces:
  - USB 2.0 full-speed device controller (LPC1345/46/47) with on-chip ROM-based USB driver library.
  - USART with fractional baud rate generation, internal FIFO, a full modem control handshake interface, and support for RS-485/9-bit mode and synchronous mode. USART supports an asynchronous smart card interface (ISO 7816-3).
  - Two SSP controllers with FIFO and multi-protocol capabilities.
  - ◆ I<sup>2</sup>C-bus interface supporting the full I<sup>2</sup>C-bus specification and Fast-mode Plus with a data rate of up to 1 Mbit/s with multiple address recognition and monitor mode.
- Clock generation:
  - Crystal Oscillator with an operating range of 1 MHz to 25 MHz (system oscillator) with failure detector.
  - 12 MHz high-frequency Internal RC oscillator (IRC) trimmed to 1 % accuracy over the entire voltage and temperature range. The IRC can optionally be used as a system clock.
  - Internal low-power, low-frequency WatchDog Oscillator (WDO) with programmable frequency output.
  - PLL allows CPU operation up to the maximum CPU rate with the system oscillator or the IRC as clock sources.
  - ♦ A second, dedicated PLL is provided for USB (LPC1345/46/47).
  - Clock output function with divider that can reflect the crystal oscillator, the main clock, the IRC, or the watchdog oscillator.
- Power control:
  - ◆ Four reduced power modes: Sleep, Deep-sleep, Power-down, and Deep power-down.
  - Power profiles residing in boot ROM allow optimized performance and minimized power consumption for any given application through one simple function call.

#### **NXP Semiconductors**

## LPC1315/16/17/45/46/47





#### 32-bit ARM Cortex-M3 microcontroller

| Symbol               | LQFP64 | LQFP48 | HVQFN33 |            | Reset state <sup>[1]</sup> | Type | Description  |
|----------------------|--------|--------|---------|------------|----------------------------|------|--|
| PIO1_25/CT32B0_MAT1  | 2      | 1      | -       | [3]        | I; PU                      | I/O  | PIO1_25 — General purpose digital input/output pin.  |
|                      |        |        |         |            | -                          | 0    | CT32B0_MAT1 — Match output 1 for 32-bit timer 0.   |
| PIO1_26/CT32B0_MAT2/ | 14     | 11     | -       | [3]        | I; PU                      | I/O  | PIO1_26 — General purpose digital input/output pin.  |
| RXD                  |        |        |         |            | -                          | 0    | CT32B0_MAT2 — Match output 2 for 32-bit timer 0.   |
|                      |        |        |         |            | -                          | I    | <b>RXD</b> — Receiver input for USART.   |
| PIO1_27/CT32B0_MAT3/ | 15     | 12     | -       | [3]        | I; PU                      | I/O  | PIO1_27 — General purpose digital input/output pin.  |
| TXD                  |        |        |         |            | -                          | 0    | CT32B0_MAT3 — Match output 3 for 32-bit timer 0.   |
|                      |        |        |         |            | -                          | 0    | <b>TXD</b> — Transmitter output for USART.   |
| PIO1_28/CT32B0_CAP0/ | 31     | 24     | -       | [3]        | I; PU                      | I/O  | PIO1_28 — General purpose digital input/output pin.  |
| SCLK                 |        |        |         |            | -                          | I    | CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.  |
|                      |        |        |         |            | -                          | I/O  | <b>SCLK</b> — Serial clock input/output for USART in synchronous mode.   |
| PIO1_29/SCK0/        | 41     | 31     | -       | [3]        | I; PU                      | I/O  | PIO1_29 — General purpose digital input/output pin.  |
| CT32B0_CAP1          |        |        |         |            | -                          | I/O  | SCK0 — Serial clock for SSP0.  |
|                      |        |        |         |            | -                          | I    | CT32B0_CAP1 — Capture input 1 for 32-bit timer 0.  |
| PIO1_31              | -      | 25     | -       | [3]        | I; PU                      | I/O  | PIO1_31 — General purpose digital input/output pin.  |
| n.c.                 | 25     | 19     | -       |            | -                          | -    | Not connected.   |
| n.c.                 | 26     | 20     | -       |            | -                          | -    | Not connected.   |
| XTALIN               | 8      | 6      | 4       | <u>[8]</u> | -                          | -    | Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.  |
| XTALOUT              | 9      | 7      | 5       | [8]        | -                          | -    | Output from the oscillator amplifier.  |
| V <sub>DDA</sub>     | 59     | -      | -       |            | -                          | -    | Analog 3.3 V pad supply voltage: This should be<br>nominally the same voltage as $V_{DD}$ but should be isolated<br>to minimize noise and error. This voltage is used to power<br>the ADC. This pin should be tied to 3.3 V if the ADC is not<br>used. |
| VREFN                | 48     | -      | -       |            | -                          | -    | ADC negative reference voltage: This should be nominally the same voltage as $V_{SS}$ but should be isolated to minimize noise and error. Level on this pin is used as a reference for ADC.  |

#### Table 3. Pin description (LPC1315/16/17 - no USB)

#### 32-bit ARM Cortex-M3 microcontroller

| Symbol               | LQFP64 | LQFP48 | HVQFN33 |     | Reset state <sup>[1]</sup> | Type | Description   |
|----------------------|--------|--------|---------|-----|----------------------------|------|---|
| PIO1_24/CT32B0_MAT0  | 27     | 21     | -       | [3] | I; PU                      | I/O  | PIO1_24 — General purpose digital input/output pin.   |
|                      |        |        |         |     | -                          | 0    | CT32B0_MAT0 — Match output 0 for 32-bit timer 0.  |
| PIO1_25/CT32B0_MAT1  | 2      | 1      | -       | [3] | I; PU                      | I/O  | PIO1_25 — General purpose digital input/output pin.   |
|                      |        |        |         |     | -                          | 0    | CT32B0_MAT1 — Match output 1 for 32-bit timer 0.  |
| PIO1_26/CT32B0_MAT2/ | 14     | 11     | -       | [3] | I; PU                      | I/O  | PIO1_26 — General purpose digital input/output pin.   |
| RXD                  |        |        |         |     | -                          | 0    | CT32B0_MAT2 — Match output 2 for 32-bit timer 0.  |
|                      |        |        |         |     | -                          | I    | RXD — Receiver input for USART.   |
| PIO1_27/CT32B0_MAT3/ | 15     | 12     | -       | [3] | I; PU                      | I/O  | PIO1_27 — General purpose digital input/output pin.   |
| TXD                  |        |        |         |     | -                          | 0    | CT32B0_MAT3 — Match output 3 for 32-bit timer 0.  |
|                      |        |        |         |     | -                          | 0    | <b>TXD</b> — Transmitter output for USART.  |
| PIO1_28/CT32B0_CAP0/ | 31     | 24     | -       | [3] | I; PU                      | I/O  | PIO1_28 — General purpose digital input/output pin.   |
| SCLK                 |        |        |         |     | -                          | I    | CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.   |
|                      |        |        |         |     | -                          | I/O  | <b>SCLK</b> — Serial clock input/output for USART in synchronous mode.  |
| PIO1_29/SCK0/        | 41     | 31     | -       | [3] | I; PU                      | I/O  | PIO1_29 — General purpose digital input/output pin.   |
| CT32B0_CAP1          |        |        |         |     | -                          | I/O  | SCK0 — Serial clock for SSP0.   |
|                      |        |        |         |     | -                          | I    | CT32B0_CAP1 — Capture input 1 for 32-bit timer 0.   |
| PIO1_31              | -      | 25     | -       | [3] | I; PU                      | I/O  | PIO1_31 — General purpose digital input/output pin.   |
| USB_DM               | 25     | 19     | 13      | [8] | F                          | -    | <b>USB_DM</b> — USB bidirectional D– line. (LPC1345/46/46 only.)  |
| USB_DP               | 26     | 20     | 14      | [8] | F                          | -    | <b>USB_DP</b> — USB bidirectional D+ line. (LPC1345/46/46 only.)  |
| XTALIN               | 8      | 6      | 4       | [9] | -                          | -    | Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.   |
| XTALOUT              | 9      | 7      | 5       | [9] | -                          | -    | Output from the oscillator amplifier.   |
| V <sub>DDA</sub>     | 59     | -      | -       |     | -                          | -    | Analog 3.3 V pad supply voltage: This should be<br>nominally the same voltage as $V_{DD}$ but should be isolated<br>to minimize noise and error. This voltage is used to power<br>the ADC. This pin should be tied to 3.3 V if the ADC are<br>not used. |
| VREFN                | 48     | -      | -       |     | -                          | -    | ADC negative reference voltage: This should be nominally the same voltage as $V_{SS}$ but should be isolated to minimize noise and error. Level on this pin is used as a reference for ADC.   |

#### Table 4. Pin description (LPC1345/46/47 - with USB)

#### 7.14.1 Features

- A 32-bit/16-bit timer/counter with a programmable 32-bit/16-bit prescaler.
- Counter or timer operation.
- One capture channel per timer, that can take a snapshot of the timer value when an input signal transitions. A capture event may also generate an interrupt.
- Four match registers per timer that allow:
  - Continuous operation with optional interrupt generation on match.
  - Stop timer on match with optional interrupt generation.
  - Reset timer on match with optional interrupt generation.
- Up to four external outputs corresponding to match registers, with the following capabilities:
  - Set LOW on match.
  - Set HIGH on match.
  - Toggle on match.
  - Do nothing on match.
- The timer and prescaler may be configured to be cleared on a designated capture event. This feature permits easy pulse-width measurement by clearing the timer on the leading edge of an input pulse and capturing the timer value on the trailing edge.

#### 7.15 Repetitive Interrupt (RI) timer

The repetitive interrupt timer provides a free-running 48-bit counter which is compared to a selectable value, generating an interrupt when a match occurs. Any bits of the timer/compare can be masked such that they do not contribute to the match detection. The repetitive interrupt timer can be used to create an interrupt that repeats at predetermined intervals.

#### 7.15.1 Features

- 48-bit counter running from the main clock. Counter can be free-running or can be reset when an RIT interrupt is generated.
- 48-bit compare value.
- 48-bit compare mask. An interrupt is generated when the counter value equals the compare value, after masking. This allows for combinations not possible with a simple compare.
- Support for ETM timestamp generator.

#### 7.16 System tick timer

The ARM Cortex-M3 includes a system tick timer (SYSTICK) that is intended to generate a dedicated SYSTICK exception at a fixed time interval (typically 10 ms).

#### 7.17 Windowed WatchDog Timer (WWDT)

The purpose of the watchdog is to reset the controller if software fails to periodically service it within a programmable time window.

#### 32-bit ARM Cortex-M3 microcontroller

controlled as needed by changing clock sources, reconfiguring PLL values, and/or altering the CPU clock divider value. This allows a trade-off of power versus processing speed based on application requirements. In addition, a register is provided for shutting down the clocks to individual on-chip peripherals, allowing fine tuning of power consumption by eliminating all dynamic power use in any peripherals that are not required for the application. Selected peripherals have their own clock divider which provides even better power control.

#### 7.18.5.1 Power profiles

The power consumption in Active and Sleep modes can be optimized for the application through simple calls to the power profile. The power configuration routine configures the LPC1315/16/17/45/46/47 for one of the following power modes:

- Default mode corresponding to power configuration after reset.
- · CPU performance mode corresponding to optimized processing capability.
- Efficiency mode corresponding to optimized balance of current consumption and CPU performance.
- Low-current mode corresponding to lowest power consumption.

In addition, the power profile includes routines to select the optimal PLL settings for a given system clock and PLL input clock.

**Remark:** When using the USB, configure the LPC1345/46/47 in Default mode.

#### 7.18.5.2 Sleep mode

When Sleep mode is entered, the clock to the core is stopped. Resumption from the Sleep mode does not need any special sequence but re-enabling the clock to the ARM core.

In Sleep mode, execution of instructions is suspended until either a reset or interrupt occurs. Peripheral functions continue operation during Sleep mode and may generate interrupts to cause the processor to resume execution. Sleep mode eliminates dynamic power used by the processor itself, memory systems and related controllers, and internal buses.

#### 7.18.5.3 Deep-sleep mode

In Deep-sleep mode, the LPC1315/16/17/45/46/47 is in Sleep-mode and all peripheral clocks and all clock sources are off with the exception of the IRC. The IRC output is disabled unless the IRC is selected as input to the watchdog timer. In addition all analog blocks are shut down and the flash is in stand-by mode. In Deep-sleep mode, the user has the option to keep the watchdog oscillator and the BOD circuit running for self-timed wake-up and BOD protection.

The LPC1315/16/17/45/46/47 can wake up from Deep-sleep mode via reset, selected GPIO pins, a watchdog timer interrupt, or an interrupt generating USB port activity.

Deep-sleep mode saves power and allows for short wake-up times.

LPC1315\_16\_17\_45\_46\_47

### 8. Limiting values

#### Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).[1]

| Symbol                 | Parameter                               | Conditions  | Min              | Max   | Unit |
|------------------------|---|---|------------------|-------|------|
| V <sub>DD</sub>        | supply voltage (core and external rail) |   | 2.0              | 3.6   | V    |
| VI                     | input voltage                           | 5 V tolerant I/O pins; only valid when the $V_{DD}$ supply voltage is present               | [2] -0.5         | +5.5  | V    |
| I <sub>DD</sub>        | supply current                          | per supply pin  | -                | 100   | mA   |
| I <sub>SS</sub>        | ground current                          | per ground pin  | -                | 100   | mA   |
| I <sub>latch</sub>     | I/O latch-up current                    | −(0.5V <sub>DD</sub> ) < V <sub>I</sub> < (1.5V <sub>DD</sub> );<br>T <sub>j</sub> < 125 °C | -                | 100   | mA   |
| T <sub>stg</sub>       | storage temperature                     | non-operating   | <u>[3]</u> –65   | +150  | °C   |
| T <sub>j(max)</sub>    | maximum junction temperature            |   | -                | 150   | °C   |
| P <sub>tot(pack)</sub> | total power dissipation (per package)   | based on package heat transfer, not device power consumption                                | -                | 1.5   | W    |
| V <sub>ESD</sub>       | electrostatic discharge voltage         | human body model; all pins  | <u>[4]</u> –5000 | +5000 | V    |
|                        |   |   |                  |       |      |

[1] The following applies to the limiting values:

a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.

b) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise noted.

[2] Including voltage on outputs in 3-state mode.

[3] The maximum non-operating storage temperature is different than the temperature for required shelf life which should be determined based on required shelf lifetime. Please refer to the JEDEC spec (J-STD-033B.1) for further details.

[4] Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 k $\Omega$  series resistor.

#### 32-bit ARM Cortex-M3 microcontroller

- System oscillator enabled; PLL and IRC disabled. [3]
- IRC enabled; system oscillator disabled; system PLL disabled. [4]
- I<sub>DD</sub> measurements were performed with all pins configured as GPIO outputs driven LOW and pull-up resistors disabled. [5]
- [6] BOD disabled.
- [7] All peripherals disabled in the AHBCLKCTRL register. Peripheral clocks to USART, SSP0/1 disabled in the syscon block.
- [8] USB\_DP and USB\_DM pulled LOW externally.
- [9] Low-current mode PWR\_LOW\_CURRENT selected when running the set\_power routine in the power profiles.
- [10] IRC disabled; system oscillator enabled; system PLL enabled.
- [11] WAKEUP pin pulled HIGH externally. An external pull-up resistor is required on the RESET pin for the Deep power-down mode.
- [12] Including voltage on outputs in 3-state mode.
- [13] V<sub>DD</sub> supply voltage must be present.
- [14] 3-state outputs go into 3-state mode in Deep power-down mode.
- [15] Allowed as long as the current limit does not exceed the maximum current allowed by the device.
- [16] To V<sub>SS</sub>.
- [17] Includes external resistors of 33  $\Omega \pm 1$  % on USB\_DP and USB\_DM.


#### 9.1 BOD static characteristics


#### BOD static characteristics<sup>[1]</sup> Table 7.


 $T_{amb} = 25 \ ^{\circ}C.$ 


| Symbol          | Parameter         | Conditions        | Min | Тур  | Max | Unit |
|-----------------|-------------------|-------------------|-----|------|-----|------|
| V <sub>th</sub> | threshold voltage | interrupt level 1 |     |      |     |      |
|                 |                   | assertion         | -   | 2.22 | -   | V    |
|                 |                   | de-assertion      | -   | 2.35 | -   | V    |
|                 |                   | interrupt level 2 |     |      |     |      |
|                 |                   | assertion         | -   | 2.52 | -   | V    |
|                 |                   | de-assertion      | -   | 2.66 | -   | V    |
|                 |                   | interrupt level 3 |     |      |     |      |
|                 |                   | assertion         | -   | 2.80 | -   | V    |
|                 |                   | de-assertion      | -   | 2.90 | -   | V    |
|                 |                   | reset level 0     |     |      |     |      |
|                 |                   | assertion         | -   | 1.46 | -   | V    |
|                 |                   | de-assertion      | -   | 1.63 | -   | V    |
|                 |                   | reset level 1     |     |      |     |      |
|                 |                   | assertion         | -   | 2.06 | -   | V    |
|                 |                   | de-assertion      | -   | 2.15 | -   | V    |
|                 |                   | reset level 2     |     |      |     |      |
|                 |                   | assertion         | -   | 2.35 | -   | V    |
|                 |                   | de-assertion      | -   | 2.43 | -   | V    |
|                 |                   | reset level 3     |     |      |     |      |
|                 |                   | assertion         | -   | 2.63 | -   | V    |
|                 |                   | de-assertion      | -   | 2.71 | -   | V    |

[1] Interrupt levels are selected by writing the level value to the BOD control register BODCTRL, see LPC1315/16/17/45/46/47 user manual.









32-bit ARM Cortex-M3 microcontroller

### 10. Dynamic characteristics

#### 10.1 Flash/EEPROM memory

#### Table 9. Flash characteristics

 $T_{amb} = -40$  °C to +85 °C, unless otherwise specified.

|                   |                  | -   |     |       |        |      |        |
|-------------------|------------------|---|-----|-------|--------|------|--------|
| Symbol            | Parameter        | Conditions                                |     | Min   | Тур    | Max  | Unit   |
| N <sub>endu</sub> | endurance        |   | [1] | 10000 | 100000 | -    | cycles |
| t <sub>ret</sub>  | retention time   | powered                                   |     | 10    | -      | -    | years  |
|                   |                  | unpowered                                 |     | 20    | -      | -    | years  |
| t <sub>er</sub>   | erase time       | sector or multiple<br>consecutive sectors |     | 95    | 100    | 105  | ms     |
| t <sub>prog</sub> | programming time |   | [2] | 0.95  | 1      | 1.05 | ms     |
|                   |                  |   |     |       |        |      |        |

[1] Number of program/erase cycles.

[2] Programming times are given for writing 256 bytes from RAM to the flash. Data must be written to the flash in blocks of 256 bytes.

#### Table 10. EEPROM characteristics

 $T_{amb} = -40 \ ^{\circ}C$  to +85  $\ ^{\circ}C$ ;  $V_{DD} = 2.7 \ V$  to 3.6 V.

| anno              | e ie ie e, ibb      |            |        |         |     |        |
|-------------------|---------------------|------------|--------|---------|-----|--------|
| Symbol            | Parameter           | Conditions | Min    | Тур     | Max | Unit   |
| f <sub>clk</sub>  | clock frequency     |            | 200    | 375     | 400 | kHz    |
| N <sub>endu</sub> | endurance           |            | 100000 | 1000000 | -   | cycles |
| t <sub>ret</sub>  | retention time      | powered    | 100    | 200     | -   | years  |
|                   |                     | unpowered  | 150    | 300     | -   | years  |
| t <sub>er</sub>   | erase time          | 64 bytes   | -      | 1.8     | -   | ms     |
| t <sub>prog</sub> | programming<br>time | 64 bytes   | -      | 1.1     | -   | ms     |

### 10.2 External clock

#### Table 11. Dynamic characteristic: external clock

 $T_{amb} = -40 \ ^{\circ}C$  to +85  $^{\circ}C$ ;  $V_{DD}$  over specified ranges.<sup>[1]</sup>

| Symbol               | Parameter            | Conditions | Min                             | Typ[2] | Max  | Unit |
|----------------------|----------------------|------------|---------------------------------|--------|------|------|
| f <sub>osc</sub>     | oscillator frequency |            | 1                               | -      | 25   | MHz  |
| T <sub>cy(clk)</sub> | clock cycle time     |            | 40                              | -      | 1000 | ns   |
| t <sub>CHCX</sub>    | clock HIGH time      |            | $T_{\text{cy(clk)}} \times 0.4$ | -      | -    | ns   |
| t <sub>CLCX</sub>    | clock LOW time       |            | $T_{\text{cy(clk)}} \times 0.4$ | -      | -    | ns   |
| t <sub>CLCH</sub>    | clock rise time      |            | -                               | -      | 5    | ns   |
| t <sub>CHCL</sub>    | clock fall time      |            | -                               | -      | 5    | ns   |

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

#### 10.3 Internal oscillators

#### Table 12. Dynamic characteristics: IRC

 $T_{amb} = -40 \text{ °C to } +85 \text{ °C}; 2.7 \text{ V} \le V_{DD} \le 3.6 \text{ V}_{11}.$ 

| Symbol               | Parameter                           | Conditions | Min   | Typ <u>[2]</u> | Max   | Unit |
|----------------------|-------------------------------------|------------|-------|----------------|-------|------|
| f <sub>osc(RC)</sub> | internal RC oscillator<br>frequency | -          | 11.88 | 12             | 12.12 | MHz  |

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.




Table 13. Dynamic characteristics: Watchdog oscillator

| Symbol                | Parameter                        | Conditions  |        | Min | Typ <u>[1]</u> | Max | Unit |
|-----------------------|----------------------------------|---|--------|-----|----------------|-----|------|
| f <sub>osc(int)</sub> | internal oscillator<br>frequency | DIVSEL = 0x1F, FREQSEL = 0x1<br>in the WDTOSCCTRL register; | [2][3] | -   | 9.4            | -   | kHz  |
|                       |                                  | DIVSEL = 0x00, FREQSEL = 0xF<br>in the WDTOSCCTRL register  | [2][3] | -   | 2300           | -   | kHz  |

[1] Typical ratings are not guaranteed. The values listed are at nominal supply voltages.

[2] The typical frequency spread over processing and temperature ( $T_{amb} = -40 \text{ °C to } +85 \text{ °C}$ ) is ±40 %.

[3] See the LPC1315/16/17/45/46/47 user manual.

32-bit ARM Cortex-M3 microcontroller

### 11. ADC electrical characteristics

#### Table 17. ADC characteristics

 $V_{DDA} = 2.7 \text{ V}$  to 3.6 V;  $T_{amb} = -40 \text{ }^{\circ}\text{C}$  to +85  $\text{ }^{\circ}\text{C}$  unless otherwise specified; 12-bit resolution.

| Symbol                | Parameter                           | Conditions                |            | Min | Тур | Max              | Unit |
|-----------------------|-------------------------------------|---------------------------|------------|-----|-----|------------------|------|
| VIA                   | analog input voltage                |                           |            | 0   | -   | V <sub>DDA</sub> | V    |
| C <sub>ia</sub>       | analog input capacitance            |                           |            | -   | 5   | -                | pF   |
| I <sub>DDA(ADC)</sub> | ADC analog supply current           | package only)             | <u>[1]</u> | -   | 5   | -                | μΑ   |
|                       |                                     | low-power mode            |            |     |     |                  |      |
|                       |                                     | during ADC<br>conversions |            | -   | 350 | -                | μA   |
| E <sub>D</sub>        | differential linearity error        |                           | [2][3]     | -   | -   | ±1               | LSB  |
| E <sub>L(adj)</sub>   | integral non-linearity              |                           | [4]        | -   | -   | ±5               | LSB  |
| Eo                    | offset error                        |                           | [5][6]     | -   | -   | ±2.5             | LSB  |
| E <sub>G</sub>        | gain error                          |                           | [7]        | -   | -   | ±0.3             | %    |
| Ε <sub>T</sub>        | absolute error                      |                           | [8]        | -   | -   | 7                | LSB  |
| R <sub>vsi</sub>      | voltage source interface resistance |                           | [9]        | -   | 1   | -                | kΩ   |
| f <sub>clk(ADC)</sub> | ADC clock frequency                 |                           |            | -   | -   | 15.5             | MHz  |
| f <sub>c(ADC)</sub>   | ADC conversion frequency            |                           | [10]       | -   | -   | 500              | kHz  |

[1] Select the ADC low-power mode by setting the LPWRMODE bit in the ADC CR register. See the LPC1315/16/17/45/46/47 user manual.

[2] The ADC is monotonic, there are no missing codes.

[3] The differential linearity error (E<sub>D</sub>) is the difference between the actual step width and the ideal step width. See Figure 27.

[4] The integral non-linearity (E<sub>L(adj)</sub>) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See Figure 27.

[5] The offset error (E<sub>0</sub>) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See Figure 27.

[6] ADCOFFS value (bits 7:4) = 2 in the ADC TRM register. See the LPC1315/16/17/45/46/47 user manual.

[7] The gain error (E<sub>G</sub>) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See Figure 27.

[8] The absolute error (E<sub>T</sub>) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve. See <u>Figure 27</u>.

[9] See Figure 27.


[10] The conversion frequency corresponds to the number of samples per second.

#### 32-bit ARM Cortex-M3 microcontroller

#### 12.4 Standard I/O pad configuration


Figure 32 shows the possible pin modes for standard I/O pins with analog input function:

- Digital output driver
- Digital input: Pull-up enabled/disabled
- Digital input: Pull-down enabled/disabled
- Digital input: Repeater mode enabled/disabled
- Analog input




32-bit ARM Cortex-M3 microcontroller

### 14. Soldering



LPC1315\_16\_17\_45\_46\_47 Product data sheet

32-bit ARM Cortex-M3 microcontroller



32-bit ARM Cortex-M3 microcontroller

### 15. Abbreviations

| Table 20. | Abbreviations   |
|-----------|---|
| Acronym   | Description   |
| A/D       | Analog-to-Digital                                       |
| ADC       | Analog-to-Digital Converter                             |
| AHB       | Advanced High-performance Bus                           |
| APB       | Advanced Peripheral Bus                                 |
| BOD       | BrownOut Detection                                      |
| CDC       | Communication Device Class                              |
| ETM       | Embedded Trace Macrocell                                |
| GPIO      | General Purpose Input/Output                            |
| HID       | Human Interface Device                                  |
| JTAG      | Joint Test Action Group                                 |
| MSC       | Mass Storage Class                                      |
| PLL       | Phase-Locked Loop                                       |
| RC        | Resistor-Capacitor                                      |
| SPI       | Serial Peripheral Interface                             |
| SSI       | Serial Synchronous Interface                            |
| SSP       | Synchronous Serial Port                                 |
| TAP       | Test Access Port  |
| USART     | Universal Synchronous Asynchronous Receiver/Transmitter |

### 17. Legal information

### 17.1 Data sheet status

| Document status[1][2]          | Product status[3] | Definition  |
|--------------------------------|-------------------|---|
| Objective [short] data sheet   | Development       | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification     | This document contains data from the preliminary specification.                       |
| Product [short] data sheet     | Production        | This document contains the product specification.                                     |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 17.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 17.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 32-bit ARM Cortex-M3 microcontroller

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b)

### 18. Contact information

whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

### 17.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. I<sup>2</sup>C-bus — logo is a trademark of NXP B.V.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com