Zilog - Z16C0210VSG Datasheet





Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details	
Product Status	Obsolete
Core Processor	Z16C00
Number of Cores/Bus Width	1 Core, 16-Bit
Speed	10MHz
Co-Processors/DSP	-
RAM Controllers	-
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	5.0V
Operating Temperature	0°C ~ 70°C (TA)
Security Features	-
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z16c0210vsg

Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



CUSTOMER PROCUREMENT SPECIFICATION

Z16C01/C02 CPU CENTRAL PROCESSING UNIT

FEATURES



GENERAL DESCRIPTION

The Z16C01/C02 CPU are members of the 16-bit processor and controller family. Designed using a RISC-like Load/Store architecture, the CPU can operate in either system or normal modes, permitting privileged operations and improving operating system organization and implementation.

To boost the main CPU's performance capability, the processor core includes hardwired control and is a 16-bit real-time processor functioning at register access speeds. Register flexibility is created by grouping or overlapping multiple registers, and by allowing extended register file capabilities as the system expands. Easy extended register file control is accomplished through a single instruction stream communication.

The CPU supports three types of interrupts (non-maskable, vectored, and non-vectored) and four traps (system call, extended process architecture instruction, privileged instructions, and segmentation trap). The vectored and non-vectored interrupts are maskable.

The processor's resources include seven data types that range from bits to 32-bit long words, and byte and word strings, plus eight user-selectable addressing modes. The nine basic instruction types can be combined with various data types and addressing modes to form a powerful set of 414 instructions.

The extended processing architecture features provide a modular approach to expanding both the hardware and software capabilities of the Z16C01/C02.

Notes:


All Signals with a preceding front slash, "/", are active Low, e.g.: B/W (WORD is active Low); /B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:


Connection	Circuit	Device
Power	V _{cc}	V _{DD}
Ground	GŇĎ	V _{ss}

4

GENERAL DESCRIPTION (Continued)




Z16C00 CPU Functional Block Diagram




Z16C01/C02 Signal Descriptions

Z16C02 44-Pin PLCC



Z16C01 48-Pin PDIP

Z16C02 40-Pin PDIP



PIN DESCRIPTION

				<u>.</u>	
AD0	1	0	48		AD8
AD9	2		47		SN6
AD10	3		46		SN5
AD11	4		45		AD7
AD12	5		44		AD6
AD13	6		43		AD4
/Stop 🗖	7		42		SN4
/MI 🗖	8		41		AD5
AD15 🗖	9		40		AD3
AD14	10		39		AD2
vcc 🗖	11		38		AD1
M 🗖	12	Z16C01 CPU	37		SN2
/NVI 🗖	13		36		GND
/SEGT 🗖	14		35		CLOCK
/NMI 🗖	15		34		/AS
/RESET	16		33		N/C
мо 🗖	17	4 C - C	32		B//W
/MREQ	18		31		N//S
/DS	19		30		R/W
ST3 🗖	20		29		/BUSACK
ST2	21		28		/WAIT
STI 🗖	22		27		/BUSREQ
STO 🗖	23		26		SN0
SN3 🗖	24	1	25		SN1
and the second second					

Z16C01/C02 CPS95SCC0103

ABSOLUTE MAXIMUM RATINGS

Voltages on V _{cc} with respect to V _{se}	0.3V to +7.0V
Voltages on all inputs with respect to	
V _{ss}	
Storage Temperature	
ang tan 🖌 sa tan sa	이 나는 것 같은 것 같은 것 같이 많이 많이 많이 했다.

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operating of the device at any condition above these indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

STANDARD TEST CONDITIONS

The DC characteristics below apply for the following test conditions, unless otherwise noted. All voltages are referenced to GND (0V). Positive current flows into the referenced pin.


All AC parameters assume a total load capacitance (including parasitic capacitances) or 100 pf max, except for parameter 6 (50 pf max). Timing reference between two output signals assume a load difference of 50 pf max.

ture ranges and product numbers.

The Ordering Information section lists package tempera-

Available operating temperature ranges are;

- S = 0°C to +70°C, + 4.5V ≤ V_{cc} ≤ + 5.5V (Z16C01, Z16C02)
- E = -40°C to +100°C, + 4.5V ≤ V_{cc} ≤ + 5.5V (Z16C01, Z16C02)



Test Load Diagram

DC CHARACTERISTICS

Sym	Parameter	MIN	MAX	Units	Condition	
V _{CH}	Clock Input High Voltage	V _{cc} 0.4	V _{cc} +0.3	V	Driven by External Clock Generator	·····
V _{CL}	Clock input Low Voltage	[~] -0.3	ິັ0.45	V	Driven by External Clock Generator	
	Input High Voltage	2.0	V _{cc} +0.3	ser V is		
	Input High Voltage on /RESET Pin	2.4	V _{cc} +0.3	V		
INMI	Input High Voltage on NMI Pin	2.4	V _{cc} +0.3	V.		
n.	Input Low Voltage	-0.3	0.8	V		
DH .	Output High Voltage	2.4		V.	l _{oH} = −250uA	
)L	Output Low Voltage		0.4	V	$l_{01} = +2.0$ mA	
/L	Input Leakage		±10	μA	$0.4V \le VIN \le +2.4V$	
SEGT	Input Leakage on /SEGT Pin	-100	100	μA		
	Output Leakage		±10	цA	$0.4V \le VIN \le +2.4V$	
L C	V _{cc} Power Supply Current	n de la composition d La composition de la c	35	mA	10MHz	

FOOTNOTES TO AC CHARACTERISTICS

No.	Symbol	Z16C01/2 10 MHz Equation	
11	TdA(DR)	2TcC+TwCh-60ns	
13	TdDS(A)	TwCl+5ns	
16	TdDW(DS)	TcC+TwCh-30ns	
17	TdA(MR)	TwCh-20ns	
19	TwMRh	TcC-20ns	
20	TdMR(A)	TwCI-20ns	
21	TdDW(DSW)	TwCh-25ns	
22	TdMR(DR)	2TcC-60ns	
25	TdA(AS)	TwCh-20ns	
27	TdAS(DR)	2TcC-60ns	
28	TdDS(AS)	TwCI-20ns	
29	TwAS	TwCh-5ns	
30	TdAS(A)	TwCI-10ns	
32	TdAS(DSR)	TwCI-5ns	
33	TdDSR(DR)	TcC+TwCh-60ns	
35	TdDS(DW)	TwCI-15ns	
36	TdA(DSR)	TcC-35ns	
38	TwDSR	TcC+TwCh-30ns	
40	TwDSW	TcC-25ns	
41	TdDSI(DR)	2TcC-80ns	
43	TwDS	2TcC-40ns	
44	TdAS(DSA)	4TcC+TwCl-30ns	
46	TdDSA(DR)	2TcC+TwCh-75ns	
48	TdS(AS)	TwCh-20ns	
68	TwA	TcC-50ns	
69	TdDS(s)	TwCl-10ns	

AC Timing Test Conditions:

$$\begin{split} V_{_{OL}} &= 0.8V \\ V_{_{OH}} &= 2.0V \\ V_{_{IL}} &= 0.8V \\ V_{_{IH}} &= 2.4V \\ V_{_{IHC}} &= 0.45V \\ V_{_{IHC}} &= V_{_{CC}} - 0.4V \end{split}$$

.

AC CHARACTERISTICS

			Z16C01/ 10 MHz	n Maria ang panghan na sa taon na sa
No.	Symbol	Parameter	Min	Max
1	TcC	Clock Cycle Time	100	a ★★ State of the
2	TwCh	Clock Width (High)	40	
}	TwCl	Clock Width (Low)	40	an an an Anna a Anna an Anna an
1. 	TfC	Clock Fall Time		10
	TrC	Clock Rise Time		10
с на с }	TdC(SNv)	Clock+ Segment Number Valid (50pf load)		50
7	TdC(SNn)	Clock +Segment Number Not Valid	0	n <mark>an ann an Anna an Anna Anna an Anna an</mark>
}	TdC(Bz)	Clock + Bus Float		50
)	TdC(A)	Clock +Address Valid		50
-				
10	TdC(Az)	Clock + Address Float		50
1	TdA(DR)	Address Valid to Read Data Required Valid		180*
2	TsDR(C)	Read Data to Clock Fall Setup Time	20	
3	TdDS(A)	/DS+Address Active	45*	
4	TdC(DW)	Clock + Write Data Valid		60
5	ThDR(DS)	Read Data to /DS Rise Hold Time	0	
6	TdDW(DS)	Write Data Valid to /DS Rise Delay	110*	an a
7	TdA(MR)	Address Valid to /MREQ Fall Delay	20*	and the second secon
8	TdC(MR)	Clock Fall to /MREQ Fall Delay		50
9	TwMRh	/MREQ Width (High)	80*	
0	TdMR(A)	/MREQ [Address Not Active	20*	
1	TdDW(DSW)	Write Data Valid to /DS Fall (Write) Delay	15*	
22	TdMR(DR)	/MREQ [Read Data Required Valid		140*
23	TdC(MR)	Clock Fall /MREQ Rise Delay		50
24	TdC(ASf)	Clock + /AS Fall Delay		35
25	TdA(AS)	Address Valid to /AS Rise Delay	20*	
26	TdC(ASr)	Clock [/AS Rise Delay	20	25
27	TdAS(DR)	/AS + Read Data Required Valid		140*
28	TdDS(AS)	/DS + /AS Fall Delay	20*	
29	TwAS	/AS Width (Low)	20 35*	
30	TdAS(A)	/AS + Address Not Active Delay	30*	
31	TdAz(DSR)	Address Float to /DS (Read) Fall Delay	0	
2	TdAS(DSR)	/AS + /DS (Read) Fall Delay		35*
3	TdDSR(DR)	/DS (Read) Fall to Read Data Required Valid		80*
4	TdC(DSr)	Clock Fall to /DS Rise Delay		30
5	TdDS(DW)	/DS + Write Data Not Valid	25*	
6	TdA(DSR)	Address Valid to /DS (Read) Fall Delay	65*	
7	TdC(DSR)	Clock Rise /DS (Read) Fall Delay		45
8	TwDSR	/DS (Read) Width (Low)	110*	
39	TdC(DSW)	Clock Fall to /DS (Write) Fall Delay		4 5
40	TwDSW	/DS (Write) Width (Low)	75*	
11	TdDSI(DR)	/DS (I/O) [Read Data Required Valid	10	120*
12	TdC(DSf)	Clock [/DS (I/O) Fall Delay		45
13	TwDS	/DS (I/O) Width (Low)	160*	
13 14	TdAS(DSA)	/AS + /DS (Acknowledge) Fall Delay	410*	
15	TdC(DSA)	Clock + /DS (Acknowledge) Fall Delay	410	45
10 16	TdDSA(DR)	/DS (Acknowledge) [Read Data Required Delay		
+0 47	TdC(S)	Clock Rise to Status Valid Delay		165* 50
7/	100(3)	CIUGN MIST IU SIAIUS VAIIU DEIAY		50


AC CHARACTERISTICS (Continued)

No.	Symbol	Parameter	Z16C01/2 10 MHz Min Max
48	TdS(AS)	Status Valid to /AS Rise Delay	20*
49	TsR(C)	/RESET to Clock Rise Setup Time	35
50	ThR(C)	/RESET to Clock Rise Hold Time	0
51	TwNMI	/NMI Width (Low)	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1
52	TsNMI(C)	/NMI to Clock Rise Setup Time	35 (A. 1997) - A Charles (A. 1997) - A Charl
53	TsVI(C)	/VI, /NVI to Clock Rise Setup Time	35 A
54	ThVI(C)	/VI, /NVI to Clock Rise Hold Time	10
55	TsSGT(C)	/SEGT to Clock Rise Setup Time	35
56	ThSGT(C)	/SEGT to Clock Rise Hold Time	10
57	TsMI(C)	/MI to Clock Rise Setup Time	35
58	ThMI(C)	/MI to Clock Rise Hold Time	0
59	TdC(MO)	Clock Rise to /MO Delay	50
60	TsSTP(C)	/STOP to Clock Fall Setup Time	35
61	ThSTP(C)	/STOP to Clock Fall Hold Time	
62	TsW(C)	/WAIT to Clock Fall Setup Time	20
63	ThW(C)	/WAIT to Clock Fall Hold Time	等的人,5个人,这些管理人,这些大学的个人,一些人们一人。"
64	TsBRQ(C)	/BUSREQ to Clock Rise Setup Time	
65	ThBRQ(C)	/BUSREQ to Clock Rise Hold Time	5
66	TdC(BAKr)	Clock Rise to /BUSACK Rise Delay	35
67	TdC(BAKf)	Clock Rise to /BUSACK Fall Delay	35
68	TwA	Address Valid Width	50*
69	TdDS(S)	/DS Rise to STATUS Not Valid	30*

* Clock-cycle time-dependent characteristics. See Footnotes to AC Characteristics.
** Clock may be stopped.
† Units in nanoseconds (ns).

& Silæ


COMPOSITE AC TIMING DIAGRAM



Composite AC Timing




TIMING DIAGRAMS



Z16C01/C02 CPS95SCC0103

9




Input/Output Timing


[⊗]ZiL05

Z16C01/C02 CPS95SCC0103


TIMING DIAGRAMS (Continued)




Interrupt and Segment Trap Request/Acknowledge Timing



Memory Read and Write Timing



Bus Request/Acknowledge Timing



© 1995 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Zilog, Inc. makes no warranty of merchantability or fitness for any purpose. Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 Telex 910-338-7621 FAX 408 370-8056 Internet: http://www.zilog.com/zilog General Questions: info@zilog.com