

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	-
Core Size	-
Speed	-
Connectivity	-
Peripherals	-
Number of I/O	-
Program Memory Size	-
Program Memory Type	-
EEPROM Size	-
RAM Size	·
Voltage - Supply (Vcc/Vdd)	-
Data Converters	-
Oscillator Type	-
Operating Temperature	-
Mounting Type	-
Package / Case	-
Supplier Device Package	•
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f0058ygc-8bt-a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

LIST OF FIGURES (1/8)

Figure No	. Title	Page
3-1	Pin I/O Circuit List	64
4-1	Pin I/O Circuit List	
5-1	Memory Map (µPD780053, 780053(A), 780053Y, 780053Y(A))	81
5-2	Memory Map (µPD780054, 780054(A), 780054Y, 780054Y(A))	82
5-3	Memory Map (µPD780055, 780055(A), 780055Y, 780055Y(A))	83
5-4	Memory Map (µPD780056, 780056(A), 780056Y, 780056Y(A))	84
5-5	Memory Map (µPD780058, 780058B, 780058B(A), 780058BY, 780058BY(A))	85
5-6	Memory Map (µPD78F0058, 78F0058Y)	86
5-7	Data Memory Addressing (µPD780053, 780053(A), 780053Y, 780053Y(A))	90
5-8	Data Memory Addressing (µPD780054, 780054(A), 780054Y, 780054Y(A))	
5-9	Data Memory Addressing (µPD780055, 780055(A), 780055Y, 780055Y(A))	92
5-10	Data Memory Addressing (µPD780056, 780056(A), 780056Y, 780056Y(A))	93
5-11	Data Memory Addressing (µPD780058, 780058B, 780058B(A), 780058BY, 780058BY(A))	
5-12	Data Memory Addressing (µPD78F0058, 78F0058Y)	95
5-13	Program Counter Format	
5-14	Program Status Word Format	
5-15	Stack Pointer Format	
5-16	Data to Be Saved to Stack Memory	
5-17	Data to Be Reset from Stack Memory	
5-18	General-purpose Register Configuration	99
6-1	Port Types	117
6-2	Block Diagram of P00 and P07	123
6-3	Block Diagram of P01 to P05	123
6-4	Block Diagram of P10 to P17	124
6-5	Block Diagram of P20, P21, and P23 to P26	125
6-6	Block Diagram of P22 and P27	126
6-7	Block Diagram of P20, P21, and P23 to P26	127
6-8	Block Diagram of P22 and P27	128
6-9	Block Diagram of P30 to P37	129
6-10	Block Diagram of P40 to P47	130
6-11	Block Diagram of Falling Edge Detector	130
6-12	Block Diagram of P50 to P57	131
6-13	Block Diagram of P60 to P63	133
6-14	Block Diagram of P64 to P67	133
6-15	Block Diagram of P70	134
6-16	Block Diagram of P71 and P72	135
6-17	Block Diagram of P120 to P127	136
6-18	Block Diagram of P130 and P131	137
6-19	Port Mode Register Format	140
6-20	Format of Pull-up Resistor Option Register	141
6-21	Format of Memory Expansion Mode Register	142

3.2.10 P130 and P131 (Port 13)

P130 and P131 function as a 2-bit I/O port. Besides serving as I/O port pins, they also function as D/A converter analog output.

The following operating modes can be specified in 1-bit units.

(1) Port mode

P130 and P131 function as a 2-bit I/O port. They can be specified as input or output in 1-bit units using port mode register 13 (PM13). When they are used as an input port pins, on-chip pull-up resistors can be connected to them using pull-up resistor option register H (PUOH).

(2) Control mode

P130 and P131 function as D/A converter analog outputs (ANO0 and ANO1).

- Caution When only one of the D/A converter channels is used with AVREF1 < VDD0, the other pins that are not used as analog outputs must be set as follows:
 - Set the PM13x bit of port mode register 13 (PM13) to 1 (input mode) and connect the pin to Vsso.
 - Clear the PM13x bit of port mode register 13 (PM13) to 0 (output mode) and the output latch to 0, and output a low level from the pin.

3.2.11 AVREFO

This is the A/D converter reference voltage input pin. This pin also serves as an analog power supply pin. Supply power to this pin when the A/D converter is used.

★ When the A/D converter is not used, use the same voltage that of the VDD0 or VSS0 pin.

3.2.12 AVREF1

This is the D/A converter reference voltage input pin. When the D/A converter is not used, use the same voltage that of the V_DD0 pin.

3.2.13 AVss

This is the ground voltage pin of A/D converter and D/A converter. Always use the same voltage as that of the Vsso pin even when the A/D converter or D/A converter is not used.

3.2.14 RESET

This is the low-level active system reset input pin.

3.2.15 X1 and X2

These are crystal resonator connection pins for main system clock oscillation. For external clock supply, input a signal to X1 and its inverted signal to X2.

3.2.16 XT1 and XT2

These are crystal resonator connection pins for subsystem clock oscillation. For external clock supply, input a signal to XT1 and its inverted signal to XT2.

3.2.17 VDD0, VDD1

VDD0 is the positive power supply pin for ports.

VDD1 is the positive power supply pin for blocks other than port and analog blocks.

(2) Non-port pins (2/2)

Pin Name	I/O	Function	After Reset	Alternate Function
AD0 to AD7	I/O	Lower address/data bus when expanding memory externally	Input	P40 to P47
A8 to A15	Output	Higher address bus when expanding memory externally	Input	P50 to P57
RD	Output	Strobe signal output for read operation from external memory	Input	P64
WR		Strobe signal output for write operation to external memory		P65
WAIT	Input	Wait insertion when accessing external memory	Input	P66
ASTB	Output	Strobe output externally latching address information output to ports 4 and 5 to access external memory	Input	P67
ANI0 to ANI7	Input	A/D converter analog input	Input	P10 to P17
ANO0, ANO1	Output	D/A converter analog output	Input	P130, P131
AV _{REF0}	Input	A/D converter reference voltage input (also functions as analog power supply)	_	—
AV _{REF1}	Input	D/A converter reference voltage input	_	_
AVss	_	A/D converter, D/A converter ground potential. Use the same potential as $V_{\mbox{SS0.}}$	—	_
RESET	Input	System reset input	—	—
X1	Input	Crystal connection for main system clock oscillation	_	_
X2			_	—
XT1	Input	Crystal connection for subsystem clock oscillation	Input	P07
XT2			_	_
VDD0		Positive power supply for ports	_	—
Vsso		Ground potential for ports	—	—
VDD1	_	Positive power supply (except ports and analog block)	—	—
Vss1	_	Ground potential (except ports and analog block)	—	—
VPP		High-voltage application for program write/verify.	_	_
Vss		Ground potential		_
IC	_	Internally connected. Connect directly to Vsso.	—	_





7.3 Clock Generator Control Registers

The clock generator is controlled by the following two registers.

- Processor clock control register (PCC)
- Oscillation mode select register (OSMS)

(1) Processor clock control register (PCC)

PCC sets the CPU clock selection, division ratio, main system clock oscillator operation/stop and whether to use the subsystem clock oscillator internal feedback resistor^{Note}. PCC is set with a 1-bit or 8-bit memory manipulation instruction. RESET input sets PCC to 04H.

Note The feedback resistor is necessary for adjusting the bias point of an oscillated waveform to the middle level of the supply voltage. Only when the subsystem clock is not used, the current consumption in the STOP mode can be further reduced by setting bit 6 (FRC) of PCC to 1.





*

8.4.7 One-shot pulse output operation

The 16-bit timer/event counter can be started in synchronization with a software trigger or external trigger (TI00/ P00 pin input) and output a one-shot pulse that ends on overflow of TM0.

(1) One-shot pulse output using software trigger

If the 16-bit timer mode control register (TMC0), capture/compare control register 0 (CRC0), and the 16-bit timer output control register (TOC0) are set as shown in Figure 8-31, and bit 6 (OSPT) of TOC0 is set to 1 by software, a one-shot pulse is output from the TO0/P30 pin.

By setting OSPT to 1, the 16-bit timer/event counter is cleared and started, and output is activated by the count value (N) set beforehand to 16-bit capture/compare register 01 (CR01). Thereafter, output is inactivated^{Note} by the count value (M) set beforehand in 16-bit capture/compare register 00 (CR00).

TM0 continues to operate after a one-shot pulse is output. To stop TM0, TMC0 must be set to 00H.

- * Note The case where N < M is described here. When N > M, the output becomes active with the CR00 register and inactive with the CR01 register.
- ★ Cautions 1. When a one-shot pulse is output by a software trigger, fix the TI00/P00 pin to either the high or low level.
 - 2. When outputting a one-shot pulse, do not set OSPT to 1. To output a one-shot pulse again, wait until the current one-shot pulse output is completed.

Figure 8-33. Control Register Settings for One-Shot Pulse Output Operation Using Software Trigger

(a) 16-bit timer mode control register (TMC0)





(c) 16-bit timer output control register (TOC0)





Caution Do not clear CR00 and CR01 to 0000H.

(2) Watchdog timer mode register (WDTM)

This register sets the watchdog timer operating mode and enables/disables counting. WDTM is set with a 1-bit or 8-bit memory manipulation instruction. RESET input clears WDTM to 00H.



Figure 11-3. Format of Watchdog Timer Mode Register

Notes 1. Once set to 1, WDTM3 and WDTM4 cannot be cleared to 0 by software.

2. The watchdog timer starts operating as an interval timer as soon as RUN has been set to 1.

3. Once set to 1, RUN cannot be cleared to 0 by software.

Thus, once counting starts, it can only be stopped by RESET input.

- Cautions 1. When RUN is set to 1 so that the watchdog timer is cleared, the actual overflow time is up to 0.5% shorter than the time set by timer clock select register 2 (TCL2).
 - 2. To use watchdog timer modes 1 and 2, make sure that the interrupt request flag (TMIF4) is 0, and then set WDTM4 to 1.

If WDTM4 is set to 1 when TMIF4 is 1, the non-maskable interrupt request occurs, regardless of the contents of WDTM3.

Remark ×: don't care

Signal Name	Output Device	Definition	Timing Chart	Output Conditions	Effects on Flag	Meaning of Signal
Bus release signal (REL)	Master	SB0 (SB1) rising edge when SCK0 = 1	SCK0 "H" SB0 (SB1)	RELT set	RELD setCMDD clear	CMD signal is output to indicate that transmit data is an address.
Command signal (CMD)	Master	SB0 (SB1) falling edge when SCK0 = 1	SCK0 "H" SB0 (SB1)	CMDT set	CMDD set	 i) Transmit data is an address after REL signal output. ii) REL signal is not output and trans- mit data is an command.
Acknowledge signal (ACK)	Master/ slave	Low-level signal output to SB0 (SB1) during one- clock period of SCK0 after completion of serial reception	[Synchronous BUSY output]	①ACKE = 1 ②ACKT set	ACKD set	Completion of reception
Busy signal (BUSY)	Slave	[Synchronous BUSY signal] Low-level signal output to SB0 (SB1) following acknowledge signal	SB0 (SB1) D0	• BSYE = 1	_	Serial receive disabled because of processing
Ready signal (READY)	Slave	High-level signal output to SB0 (SB1) before serial transfer start and after completion of serial transfer	SB0 (SB1) D0 READY	 ①BSYE = 0 ②Execution of instruction for data write to SIO0 (transfer start instruction) 	_	Serial receive enabled

CHAPTER 16 SERIAL INTERFACE CHANNEL 0 (µPD780058 SUBSERIES)

Table 16-3. Various Signals in SBI Mode (1/2)

Signal Name	Output Device	Definition	Timing Chart	Output Conditions	Effects on Flag	Meaning of Signal
Serial clock (SCK0)	Master	Synchronous clock to output address/command/data, ACK signal, synchronous BUSY signal, etc. Address/ command/data is transferred with the first eight synchronous clocks.	SCK0 1 2 (7 8 9 10 SB0 (SB1)	When CSIE0 = 1, execution of instruction for data write to SIO0 (serial transfer start instruction) ^{Note 2}	CSIIF0 set (rising edge of 9th clock of SCK0) ^{Note 1}	Timing of signal output to serial data bus
Address (A7 to A0)	Master	8-bit data transferred in synchronization with SCK0 after output of REL and CMD signals				Address value of slave device on the serial bus
Command (C7 to C0)	Master	8-bit data transferred in synchronization with SCK0 after output of only CMD signal without REL signal output	SCK0 1 2 7 8 SB0 (SB1) СМD			Instructions and messages to the slave device
Data (D7 to D0)	Master/ slave	8-bit data transferred in synchronization with SCK0 without output of REL and CMD signals	SE0 (SB1)			Numeric values to be processed by slave or master device

Table 16-3. Various Signals in SBI Mode (2/2)

Notes 1. When WUP = 0, CSIIF0 is set at the rising edge of the 9th clock of $\overline{SCK0}$.

When WUP = 1, an address is received. Only when the address matches the slave address register (SVA) value, CSIIF0 is set (if the address does not match the value of SVA, RELD is cleared).

2. In the $\overline{\text{BUSY}}$ state, transfer starts after the READY state is set.

(11) SBI mode precautions

- (a) Slave selection/non-selection is detected by match detection of the slave address received after bus release (RELD = 1).
 For this match detection, the match interrupt request (INTCSI0) of the address to be generated with WUP = 1 is normally used. Thus, execute selection/non-selection detection by slave address when WUP = 1.
- (b) When detecting selection/non-selection without the use of an interrupt with WUP = 0, do so by means of transmission/reception of the command preset by program instead of using the address match detection method.
- (c) In the SBI mode, the BUSY signal is output until the next serial clock falls after a command that resets the BUSY signal has been issued. If WUP is set to 1 during this period by mistake, the BUSY signal is not reset. Therefore, be sure to confirm that the SB0 (SB1) pin has gone high after resetting the BUSY signal, by setting WUP to 1.
- (d) For pins that are to be used for data I/O, be sure to carry out the following settings before serial transfer of the 1st byte after RESET input.
 - <1> Set the P25 and P26 output latches to 1.
 - <2> Set bit 0 (RELT) of the serial bus interface control register (SBIC) to 1.
 - <3> Reset the P25 and P26 output latches from 1 to 0.
- (e) The transition of the SB0 (SB1) line from low to high or from high to low when the SCK0 line is high is recognized as a bus release signal or a command signal, respectively. If the transition timing of the bus is shifted due to the influence of board capacitance, transmitted data may be judged as a bus release signal (or a command signal). Exercise care in wiring so that noise is not superimposed on the signal lines.

16.4.4 2-wire serial I/O mode operation

The 2-wire serial I/O mode can cope with any communication format by program.

Communication is basically carried out with the two lines of the serial clock (SCK0) and serial data input/output (SB0 or SB1).





(1) Register setting

The 2-wire serial I/O mode is set by serial operating mode register 0 (CSIM0), the serial bus interface control register (SBIC), and the interrupt timing specification register (SINT).

(a) Serial operating mode register 0 (CSIM0)

CSIM0 is set with a 1-bit or 8-bit memory manipulation instruction. RESET input clears CSIM0 to 00H. Figure 17-3. Format of Timer Clock Select Register 3

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
TCL3	TCL37	TCL36	TCL35	TCL34	TCL33	TCL32	TCL31	TCL30	FF43H	88H	R/W

TCL33	TCL32	TCL31	TCL30		Serial interface channel 0 serial clock selection						
				Serial clock in I ² C bus mode				Serial clock in 2-wi serial I/O mode	re or 3-wire		
					MCS = 1	MCS = 0		MCS = 1	MCS = 0		
0	1	1	0	fxx/2 ⁵	Setting prohibited	fx/2 ⁶ (78.1 kHz)	fxx/2	Setting prohibited	fx/2 ² (1.25 MHz)		
0	1	1	1	fxx/26	fx/2 ⁶ (78.1 kHz)	fx/2 ⁷ (39.1 kHz)	fxx/2 ²	fx/2² (1.25 MHz)	fx/2³ (625 kHz)		
1	0	0	0	fxx/27	fx/2 ⁷ (39.1 kHz)	fx/2 ⁸ (19.5 kHz)	fxx/2 ³	fx/2³ (625 kHz)	fx/24 (313 kHz)		
1	0	0	1	fxx/2 ⁸	fx/2 ⁸ (19.5 kHz)	fx/2º (9.77 kHz)	fxx/24	fx/2⁴ (313 kHz)	fx/2⁵ (156 kHz)		
1	0	1	0	fxx/29	fx/2 ⁹ (9.77 kHz)	fx/2 ¹⁰ (4.88 kHz)	fxx/25	fx/2⁵ (156 kHz)	fx/2 ⁶ (78.1 kHz)		
1	0	1	1	fxx/210	fx/210 (4.88 kHz)	fx/211 (2.44 kHz)	fxx/26	fx/2 ⁶ (78.1 kHz)	fx/27 (39.1 kHz)		
1	1	0	0	fxx/211	fx/211 (2.44 kHz)	fx/212 (1.22 kHz)	fxx/27	fx/2 ⁷ (39.1 kHz)	fx/2 ⁸ (19.5 kHz)		
1	1	0	1	fxx/212	fx/212 (1.22 kHz)	fx/213 (0.61 kHz)	fxx/28	fx/2 ⁸ (19.5 kHz)	fx/2 ⁹ (9.8 kHz)		
C	Other than above			Setting	Setting prohibited						

TCL37	TCL36	TCL35	TCL34		Serial interface channel 1 serial clock selection					
					MCS = 1	MCS = 0				
0	1	1	0	fxx/2	Setting prohibited	fx/2² (1.25 MHz)				
0	1	1	1	fxx/2 ²	fx/2² (1.25 MHz)	fx/2³ (625 kHz)				
1	0	0	0	fxx/2 ³	fx/2³ (625 kHz)	fx/24 (313 kHz)				
1	0	0	1	fxx/2 ⁴	fx/24 (313 kHz)	fx/2⁵ (156 kHz)				
1	0	1	0	fxx/2 ⁵	fx/2⁵ (156 kHz)	fx/2 ⁶ (78.1 kHz)				
1	0	1	1	fxx/2 ⁶	fx/2 ⁶ (78.1 kHz)	fx/2 ⁷ (39.1 kHz)				
1	1	0	0	fxx/2 ⁷	fx/2 ⁷ (39.1 kHz)	fx/2 ⁸ (19.5 kHz)				
1	1	0	1	fxx/2 ⁸	fx/2 ⁸ (19.5 kHz)	fx/2 ⁹ (9.8 kHz)				
Other than above Setting prohibite			'e	Setting prohibit	ed					

Caution When rewriting TCL3 to other data, stop the serial transfer operation beforehand.

Remarks 1. fxx: Main system clock frequency (fx or fx/2)

- 2. fx: Main system clock oscillation frequency
- 3. MCS: Bit 0 of oscillation mode select register (OSMS)
- 4. Values in parentheses apply to operation with fx = 5.0 MHz.

(4) Synchronization control

Busy control and strobe control are functions to synchronize transmission/reception between the master device and a slave device.

By using these functions, a shift in bits being transmitted or received can be detected.

(a) Busy control option

Busy control is a function to keep the serial transmission/reception by the master device waiting while the busy signal output by a slave device to the master is active.

When using this busy control option, the following conditions must be satisfied.

- Bit 5 (ATE) of serial operating mode register 1 (CSIM1) is set to 1.
- Bit 1 (BUSY1) of the automatic data transmit/receive control register (ADTC) is set to 1.

Figure 18-18 shows the system configuration of the master device and a slave device when the busy control option is used.





The master device inputs the busy signal output by the slave device to the BUSY/P24 pin. The master device samples the input busy signal in synchronization with the falling edge of the serial clock. Even if the busy signal becomes active while 8-bit data is being transmitted or received, transmission/reception by the master is not kept waiting. If the busy signal is active at the rising edge of the serial clock 2 clocks after completion of transmission/reception of the 8-bit data, the busy input becomes valid. After that, the master transmission/reception is kept waiting while the busy signal is active. The active level of the busy signal is set by bit 0 (BUSY0) of ADTC.

BUSY0 = 0: Active high

BUSY0 = 1: Active low

When using the busy control option, select the internal clock as the serial clock. Control with the busy signal cannot be implemented with an external clock.

Figure 18-19 shows the operation timing when the busy control option is used.

Caution Busy control cannot be used simultaneously with the interval time control function of the automatic data transmit/receive interval specification register (ADTI). If used, busy control is invalid.

(2) HALT mode release

The HALT mode can be released by the following four types of sources.

(a) Release by unmasked interrupt request

If an unmasked interrupt request is generated, the HALT mode is released. If interrupt request acknowledgment is enabled, vectored interrupt servicing is carried out. If disabled, the next address instruction is executed.

Figure 23-2. HALT Mode Release by Interrupt Request Generation



- **Remarks 1.** The broken lines indicate the case when the interrupt request which has released the standby status is acknowledged.
 - 2. The wait time will be as follows:
 - When the program branches to the vector table: 8 to 9 clocks
 - · When the program does not branch to the vector table: 2 to 3 clocks

(b) Release by non-maskable interrupt request generation

If a non-maskable interrupt request is generated, the HALT mode is released and vectored interrupt servicing is carried out irrespective of whether interrupt request acknowledgment is enabled or disabled.

(c) Release by unmasked test input

If an unmasked test signal is input, the HALT mode is released, and the next address instruction of the HALT instruction is executed.

Instruction				С	locks	Oneration		Flag	J
Group	Mnemonic	Operands	Bytes	Note 1	Note 2	Operation	Z	AC	СҮ
16-bit	ADDW	AX, #word	3	6	-	AX, CY \leftarrow AX + word	×	×	×
operation	SUBW	AX, #word	3	6	-	$AX,CY \leftarrow AX - word$	×	×	×
	CMPW	AX, #word	3	6	-	AX – word	×	×	×
Multiply/	MULU	х	2	16	-	$AX \gets A \times X$			
divide	DIVUW	С	2	25	-	AX (Quotient), C (Remainder) \leftarrow AX \div C			
Increment/	INC	r	1	2	-	r ← r + 1	×	×	
decrement		saddr	2	4	6	$(saddr) \leftarrow (saddr) + 1$	×	×	
	DEC	r	1	2	-	$r \leftarrow r - 1$		×	
		saddr	2	4	$6 \qquad (saddr) \leftarrow (saddr) - 1$			×	
	INCW	rp	1	4	-	$rp \leftarrow rp + 1$			
	DECW	rp	1	4	-	$rp \leftarrow rp - 1$			
Rotate	ROR	A, 1	1	2	-	(CY, A ₇ \leftarrow A ₀ , A _{m-1} \leftarrow A _m) \times 1 time			×
R(R(R(ROL	A, 1	1	2	-	(CY, $A_0 \leftarrow A_7$, $A_{m+1} \leftarrow A_m$) × 1 time			×
	RORC	A, 1	1	2	-	$(CY \leftarrow A_0, A_7 \leftarrow CY, A_{m-1} \leftarrow A_m) \times 1 \text{ time}$			×
	ROLC	A, 1	1	2	-	$(CY \leftarrow A_7, A_0 \leftarrow CY, A_{m+1} \leftarrow A_m) \times 1 \text{ time}$			×
F	ROR4	[HL]	2	10	12 + n + m	$A_{3-0} \leftarrow (HL)_{3-0}, (HL)_{7-4} \leftarrow A_{3-0}, (HL)_{3-0} \leftarrow (HL)_{7-4}$			
	ROL4	[HL]	2	10	12 + n + m	$A_{3-0} \leftarrow (HL)_{7-4}, (HL)_{3-0} \leftarrow A_{3-0}, \\ (HL)_{7-4} \leftarrow (HL)_{3-0}$			
BCD adjust	ADJBA		2	4	-	Decimal Adjust Accumulator after Addition	×	×	×
	ADJBS		2	4	_	Decimal Adjust Accumulator after Subtract	×	×	×
Bit	MOV1	CY, saddr.bit	3	6	7	$CY \leftarrow (saddr.bit)$			×
manipu-		CY, sfr.bit	3	-	7	$CY \leftarrow sfr.bit$			×
lation		CY, A.bit	2	4	_	$CY \leftarrow A.bit$			×
		CY, PSW.bit	3	-	7	$CY \leftarrow PSW.bit$			×
		CY, [HL].bit	2	6	7 + n	$CY \leftarrow (HL).bit$			×
		saddr.bit, CY	3	6	8	(saddr.bit) ← CY			
		sfr.bit, CY	3	-	8	$sfr.bit \leftarrow CY$			
		A.bit, CY	2	4	_	A.bit ← CY			
		PSW.bit, CY	3	-	8	$PSW.bit \leftarrow CY$	×	×	
		[HL].bit, CY	2	6	8 + n + m	(HL).bit \leftarrow CY			

Notes 1. When the internal high-speed RAM area is accessed or instruction that performs no data access is executed.

- 2. When an area except the internal high-speed RAM area is accessed
- **Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPU) selected by the processor clock control register (PCC).
 - 2. This clock cycle applies to the internal ROM program.
 - 3. n is the number of waits when external memory expansion area is read from.
 - 4. m is the number of waits when external memory expansion area is written to.

AC Timing Measurement Points (Excluding X1, XT1 Inputs)



Clock Timing



TI Timing



(c) Serial interface channel 2

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK2 cycle time	t ксү13	$4.5~V \leq V_{\text{DD}} \leq 5.5~V$	800			ns
		$2.7~V \leq V_{\text{DD}} < 4.5~V$	1,600			ns
SCK2 high-/low-level width	t кн13,	V _{DD} = 4.5 to 5.5 V	tксү13/2 — 50			ns
	t KL13	V _{DD} = 2.7 to 5.5 V	tксү13/2 — 100			ns
SI2 setup time (to SCK2↑)	tsik13	$4.5~V \leq V_{\text{DD}} \leq 5.5~V$	100			ns
		$2.7~V \leq V_{\text{DD}} < 4.5~V$	150			ns
SI2 hold time (from $\overline{SCK2}$)	t KSI13		400			ns
SO2 output delay time from $\overline{\text{SCK2}} \downarrow$	tkso13	C = 100 pF ^{Note}			300	ns

(i) 3-wire serial I/O mode (SCK2 ... Internal clock output)

Note C is the load capacitance of the SO2 output line.

(ii) 3-wire serial I/O mode (SCK2 ... External clock input)

Parameter	Symbol	Сог	nditions	MIN.	TYP.	MAX.	Unit
SCK2 cycle time	t ксү14	$4.5~V \leq V_{\text{DD}} \leq 5.5~V$		800			ns
		$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.5 \text{ V}$		1,600			ns
SCK2 high-/low-level width	t кн14,	$4.5~V \le V_{\text{DD}} \le 5.5$	$4.5~V \le V_{\text{DD}} \le 5.5~V$				ns
	t KL14	$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.5$	800			ns	
SI2 setup time (to SCK2↑)	tsik14	V _{DD} = 2.7 to 5.5 \	/	100			ns
SI2 hold time (from $\overline{SCK2}$)	tksi14			400			ns
SO2 output delay time from $\overline{\text{SCK2}}\downarrow$	tkso14	C = 100 pF ^{Note}	V _{DD} = 2.7 to 5.5 V			300	ns
SCK2 rise/fall time	t R14,	Other than below	,			160	ns
	tF14	V _{DD} = 4.5 to 5.5 V When not using external device expansion function				1	μs

Note C is the load capacitance of the SO2 output line.

Absolute Maximum Ratings ($T_A = 25^{\circ}C$)

Parameter	Symbol	Conditions		Ratings	Unit
Output	Іон	Per pin		-10	mA
current, high		Total for P01 to P05, P30 to P37, P56,	-15	mA	
		P120 to P127			
		Total for P10 to P17, P20 to P27, P40	to P47,	-15	mA
		P50 to P55, P70 to P72, P130, P131			
Output	I _{OL} Note	Per pin for other than P50 to P57,	Peak value	20	mA
current, low		P60 to P63	rms value	10	mA
		Per pin for P50 to P57, P60 to P63	Peak value	30	mA
			rms value	15	mA
		Total for P50 to P55	Peak value	100	mA
			rms value	70	mA
		Total for P56, P57, P60 to P63	Peak value	100	mA
			rms value	70	mA
		Total for P10 to P17, P20 to P27,	Peak value	50	mA
		P40 to P47, P70 to P72, P130, P131	rms value	20	mA
		Total for P01 to P05, P30 to P37,	Peak value	50	mA
		P64 to P67, P120 to P127	rms value	20	mA
Operating ambient	TA	During normal operation		-40 to +85	°C
temperature		During flash memory programming		10 to 40	°C
Storage temperature	Tstg			-65 to +125	°C

Note The rms value should be calculated as follows: [rms value] = [Peak value] $\times \sqrt{\text{Duty}}$

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

(b) Serial interface channel 1

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tксүэ	$4.5~V \leq V_{\text{DD}} \leq 5.5~V$	800			ns
		$2.7~V \leq V_{\text{DD}} < 4.5~V$	1,600			ns
		$2.2~V \leq V_{\text{DD}} < 2.7~V$	3,200			ns
SCK1 high-/low-level width	tkh9, tkl9	V _{DD} = 4.5 to 5.5 V	tксү9/2 – 50			ns
		V _{DD} = 2.2 to 5.5 V	tксүя/2 – 100			ns
SI1 setup time (to SCK1↑)	tsik9	$4.5~V \leq V_{\text{DD}} \leq 5.5~V$	100			ns
		$2.7~V \leq V_{\text{DD}} < 4.5~V$	150			ns
		$2.2~V \leq V_{\text{DD}} < 2.7~V$	300			ns
SI1 hold time (from SCK1↑)	tksi9		400			ns
SO1 output delay time from $\overline{\text{SCK1}}\downarrow$	tkso9	C = 100 pF ^{Note}			300	ns

(i) 3-wire serial I/O mode (SCK1 ... Internal clock output)

Note C is the load capacitance of the $\overline{SCK1}$ and SO1 output lines.

(ii) 3-wire serial I/O mode (SCK1 ... External clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tксу10	$4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	800			ns
		$2.7~V \leq V_{\text{DD}} < 4.5~V$	1,600			ns
		$2.2~V \leq V_{\text{DD}} < 2.7~V$	3,200			ns
SCK1 high-/low-level width	tkH10, tkL10	$4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	400			ns
		$2.7~V \leq V_{\text{DD}} < 4.5~V$	800			ns
		$2.2 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	1,600			ns
SI1 setup time (to SCK1↑)	tsik10		100			ns
SI1 hold time (from $\overline{\text{SCK1}}$)	tĸis10		400			ns
SO1 output delay time from $\overline{\text{SCK1}}\downarrow$	tkso10	C = 100 pF ^{Note}			300	ns
SCK1 rise/fall time	tr10, tr10	When using external device			160	ns
		expansion function				
		When not using external device expansion function			1,000	ns

Note C is the load capacitance of the SO1 output line.

B.9 Drawing and Footprint for Conversion Socket (EV-9200GC-80)



Figure B-2. EV-9200GC-80 Drawing (For Reference Only)

		E1 020000 00 00
ITEM	MILLIMETERS	INCHES
А	18.0	0.709
В	14.4	0.567
С	14.4	0.567
D	18.0	0.709
Е	4-C 2.0	4-C 0.079
F	0.8	0.031
G	6.0	0.236
Н	16.0	0.63
Ι	18.7	0.736
J	6.0	0.236
К	16.0	0.63
L	18.7	0.736
Μ	8.2	0.323
0	8.0	0.315
Ν	2.5	0.098
Ρ	2.0	0.079
Q	0.35	0.014
R	ø2.3	ø0.091
S	¢1.5	Ø0.059