

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

# Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	-
Core Size	-
Speed	-
Connectivity	-
Peripherals	-
Number of I/O	-
Program Memory Size	-
Program Memory Type	-
EEPROM Size	-
RAM Size	-
Voltage - Supply (Vcc/Vdd)	-
Data Converters	-
Oscillator Type	-
Operating Temperature	-
Mounting Type	-
Package / Case	-
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f0058ygk-9eu-a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# Major Revisions in This Edition (2/2)

Page	Description
p. 263	Modification of Figure 14-5 A/D Converter Basic Operation Addition of Table 14-2 A/D Conversion Sampling Time and A/D Converter Start Delay Time
pp. 267, 268	Addition of 14.5 How to Read A/D Converter Characteristics Table
pp. 269, 270, 272, 273	14.6 A/D Converter Cautions         Change of description in (1) Power consumption in standby mode         Addition of (3) Conflict operations         Addition of (6) Input impedance of ANI0 to ANI7 pins         Addition of (10) Timing at which A/D conversion result is undefined         Addition of (11) Notes on board design         Addition of (12) AVREF0 pin         Addition of (13) Internal equivalent circuit of ANI0 to ANI7 pins and permissible signal         source impedance
p. 280	Addition of description of processing when D/A converter is not used in <b>15.5 D/A Converter</b> <b>Cautions (3) AV</b> REF1 <b>pin</b>
p. 379	Addition of 17.4.7 Restrictions in I <sup>2</sup> C bus mode 2
p. 468	Addition of 19.4.5 Restrictions in UART mode 2
p. 477	Addition of Caution when interrupt is acknowledged to Figure 21-2 Interrupt Request Flag Register Format
p. 483	Addition of description on TI01/P01/INTP1 pin to Figure 21-5 Format of External Interrupt Mode Register 0
p. 525	Addition of Caution to 25.1 ROM Correction Function
p. 535	Modification of Table 26-1 Differences Between $\mu\text{PD78F0058}$ , 78F0058Y and Mask ROM Versions
pp. 538 to 549	Total revision of description on flash memory programming as <b>26.3</b> Flash Memory Characteristics
pp. 567 to 596	Addition of CHAPTER 28 ELECTRICAL SPECIFICATIONS (MASK ROM VERSION)
pp. 597 to 626	Addition of CHAPTER 29 ELECTRICAL SPECIFICATIONS (FLASH MEMORY VERSION)
pp. 627 to 657	Addition of CHAPTER 30 ELECTRICAL SPECIFICATIONS (FLASH MEMORY VERSION (VDD = 2.2 V))
pp. 658, 659	Addition of CHAPTER 31 CHARACTERISTICS CURVES (REFERENCE VALUES)
pp. 660, 661	Addition of CHAPTER 32 PACKAGE DRAWINGS
pp. 662 to 665	Addition of CHAPTER 33 RECOMMENDED SOLDERING CONDITIONS
pp. 666, 667	Correction of APPENDIX A DIFFERENCES BETWEEN μPD78054, 78058F, AND 780058 SUBSERIES
pp. 668 to 684	Total revision of <b>APPENDIX B DEVELOPMENT TOOLS</b> Transfer of description of embedded software to <b>APPENDIX B DEVELOPMENT TOOLS</b>

The mark  $\star$  shows major revised points.

# LIST OF TABLES (3/3)

Table No.	Title	Page
19-7	Receive Error Causes	456
20-1	Real-Time Output Port Configuration	470
20-2	Operation in Real-Time Output Buffer Register Manipulation	471
20-3	Real-Time Output Port Operating Mode and Output Trigger	473
21-1	Interrupt Source List	475
21-2	Various Flags Corresponding to Interrupt Request Sources	479
21-3	Times from Maskable Interrupt Request Generation to Interrupt Servicing	491
21-4	Interrupt Request Enabled for Multiple Interrupt Servicing During Interrupt Servicing	494
21-5	Test Input Sources	498
21-6	Flags Corresponding to Test Input Signals	498
22-1	Pin Functions in External Memory Expansion Mode	501
22-2	State of Port 4 to 6 Pins in External Memory Expansion Mode	501
22-3	Values After Internal Memory Size Switching Register Is Reset	506
23-1	HALT Mode Operating Status	515
23-2	Operation After HALT Mode Release	517
23-3	STOP Mode Operating Status	518
23-4	Operation After STOP Mode Release	520
24-1	Hardware Status After Reset	523
25-1	ROM Correction Configuration	525
26-1	Differences Between $\mu$ PD78F0058, 78F0058Y and Mask ROM Versions	535
26-2	Internal Memory Size Switching Register Setting Values	536
26-3	Internal Expansion RAM Size Switching Register Setting Values	537
26-4	Communication Mode List	539
26-5	Pin Connection List	542
27-1	Operand Identifiers and Description Methods	553
33-1	Surface Mounting Type Soldering Conditions	662
A-1	Major Differences Between $\mu$ PD78054, 78058F, and 780058 Subseries	666
B-1	System-Upgrade Method from Former In-Circuit Emulator for 78K/0 Series to IE-78001-R-A	676

- O Vectored interrupt sources: 21
- O Test inputs: 2
- Two types of on-chip clock oscillators (main system clock and subsystem clock)
- ★ Supply voltage:  $V_{DD} = 1.8$  to 5.5 V (mask ROM version)
  - $V_{DD} = 2.7^{Note}$  to 5.5 V ( $\mu$ PD78F0058)
- \* Note  $V_{DD} = 2.2$  V can also be supplied to the  $\mu$ PD78F0058. For details, contact an NEC Electronics sales representative.

## **1.2 Applications**

Car audio systems, cellular phones, pagers, printers, AV equipment, cameras, PPCs, vending machines, car electrical components, etc.

# ★ 1.3 Ordering Information

Part Number	Package	Internal ROM
μPD780053GC-×××-8BT	80-pin plastic QFP (14 $ imes$ 14)	Mask ROM
μPD780053GK-×××-9EU	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Mask ROM
μPD780054GC-×××-8BT	80-pin plastic QFP $(14 \times 14)$	Mask ROM
μPD780054GK-×××-9EU	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Mask ROM
μPD780055GC-×××-8BT	80-pin plastic QFP $(14 \times 14)$	Mask ROM
μPD780055GK-×××-9EU	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Mask ROM
μPD780056GC-×××-8BT	80-pin plastic QFP ( $14 \times 14$ )	Mask ROM
μPD780056GK-×××-9EU	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Mask ROM
μPD780058GC-×××-8BT	80-pin plastic QFP ( $14 \times 14$ )	Mask ROM
μPD780058GK-×××-9EU	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Mask ROM
μPD780058BGC-×××-8BT	80-pin plastic QFP $(14 \times 14)$	Mask ROM
μPD780058BGK-×××-9EU	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Mask ROM
μPD780053GC(A)-×××-8BT	80-pin plastic QFP ( $14 \times 14$ )	Special
μPD780054GC(A)-×××-8BT	80-pin plastic QFP ( $14 \times 14$ )	Special
μPD780055GC(A)-×××-8BT	80-pin plastic QFP ( $14 \times 14$ )	Special
μPD780056GC(A)-×××-8BT	80-pin plastic QFP ( $14 \times 14$ )	Special
μPD780058BGC(A)-×××-8BT	80-pin plastic QFP ( $14 \times 14$ )	Special
μPD78F0058GC-8BT	80-pin plastic QFP (14 $ imes$ 14)	Flash memory
$\mu$ PD78F0058GK-9EU	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Flash memory

**Remark** ××× indicates ROM code suffix.

For details of the quality grades and their applications, see **Quality Grades on NEC Electronics Semiconductor Devices** (Document No.: C11531E).

\* \*

# 2.7 Outline of Functions

*	Part Number		μPD780053Y,	μPD780053Y, μPD780054Y, μPD780055Y, μPD780056Y, μPD780058BY μPD78F0058						
	Item		780053Y(A)	780053Y(A) 780054Y(A) 780055Y(A) 780056Y(A) 780058BY(A)						
	Internal	ROM	Mask ROM					Flash memory		
	memory		24 KB	32 KB	40 KB	48 KB	60 KB	60 KB <sup>Note 1</sup>		
		High-speed RAM	1,024 bytes							
		Buffer RAM	32 bytes							
		Expansion RAM	None				1,024 bytes	1,024 bytes <sup>Note 2</sup>		
	Memory	space	64 KB							
	Genera	-purpose registers	8 bits $\times$ 8 $\times$ 4	1 banks						
	Minimur	n instruction execution time	Function to v	ary minimum i	nstruction exec	cution time inco	orporated			
	With	main system clock selected	0.4 μs/0.8 μs	s/1.6 µs/3.2 µs	/6.4 μs/12.8 μs	; (@ 5.0 MHz o	peration)			
	With	subsystem clock selected	122 μs (@ 3	2.768 kHz ope	ration)					
	Instruct	on set	<ul> <li>16-bit operation</li> <li>Multiply/divide (8 bits × 8 bits, 16 bits ÷ 8 bits)</li> <li>Bit manipulation (set, reset, test, and boolean operation)</li> <li>BCD adjust, etc.</li> </ul>							
	I/O port	6	Total: 68							
			CMOS input: 2     CMOS I/O: 62     N-ch open-drain I/O: 4							
	A/D cor	verter	8-bit resolution × 8 channels							
*	Γ	Operating voltage range	V <sub>DD</sub> = 1.8 to 5.5 V V <sub>DD</sub> = 2.7 to							
	D/A cor	verter	8-bit resolution × 2 channels							
*	Γ	Operating voltage range	V <sub>DD</sub> = 1.8 to 5.5 V V <sub>DD</sub> = 2.7							
	Serial ir	terface	<ul> <li>3-wire serial I/O/SBI/2-wire serial I/O mode selection possible: 1 channel</li> <li>3-wire serial I/O mode (on-chip max. 32 bytes auto-transmit/receive function): 1 channel</li> <li>3-wire serial I/O/UART mode (on-chip time-division transfer function) selectable: 1 channel</li> </ul>							
	Timer		16-bit timer/event counter: 1 channel     8-bit timer/event counter: 2 channels     Watch timer: 1 channel     Watchdog timer: 1 channel							
	Timer o	utputs	3: (14-bit PWM output enable: 1)							
	Clock o	utput	19.5 kHz, 39.1 kHz, 78.1 kHz, 156 kHz, 313 kHz, 625 kHz, 1.25 MHz, 2.5 MHz, 5.0 MHz (main system clock: @ 5.0 MHz operation) 32.768 kHz (subsystem clock: @ 32.768 kHz operation)							
	Buzzer	output	1.2 kHz, 2.4 kHz, 4.9 kHz, 9.8 kHz (main system clock: @ 5.0 MHz operation)							

- **Notes 1.** The capacity of the flash memory can be changed by using the internal memory switching register (IMS).
  - 2. The capacity of the internal expansion RAM can be changed by using the internal expansion RAM size switching register (IXS).

#### 4.2.8 P70 to P72 (Port 7)

P70 to P72 function as a 3-bit I/O port. Besides serving as I/O port pins, they also function as serial interface data I/O and clock I/O.

The following operating modes can be specified in 1-bit units.

#### (1) Port mode

P70 to P72 function as a 3-bit I/O port. They can be specified as input port or output in 1-bit units using port mode register 7 (PM7). When they are used as input port pins, on-chip pull-up resistors can be connected to them using pull-up resistor option register L (PUOL).

#### (2) Control mode

P70 to P72 function as serial interface data I/O and clock I/O.

#### (a) SI2, SO2

These are serial data I/O pins of the serial interface.

## (b) SCK2

This is a serial clock I/O pin of the serial interface.

#### (c) RxD0, TxD0

These are serial interface serial data I/O pins of the asynchronous serial interface.

#### (d) ASCK

This is a serial clock I/O pin of the asynchronous serial interface.

# Caution When P70 to P72 are used as serial interface pins, the I/O and output latches must be set according to the function the user requires.

For the setting, see to the operation mode setting list in Table 19-2 Serial Interface Channel 2.

#### 4.2.9 P120 to P127 (Port 12)

P120 to P127 function as an 8-bit I/O port. Besides serving as an I/O port pins, they also function as a real-time output port.

The following operating modes can be specified in 1-bit units.

#### (1) Port mode

P120 to P127 function as an 8-bit I/O port. They can be specified as input or output port in 1-bit units using port mode register 12 (PM12). When they are used as input port pins, on-chip pull-up resistors can be connected to them using pull-up resistor option register H (PUOH).

#### (2) Control mode

P120 to P127 function as a real-time output port (RTP0 to RTP7) that outputs data in synchronization with a trigger.

Pin Name	Fund	Alternate Function	
P60	Port 6	N-ch open-drain I/O port	_
P61	8-bit I/O port	On-chip pull-up resistors can be specified	
P62	Input/output can be specified in 1-bit units.	by mask option. (Mask ROM version only). LEDs can be driven directly.	
P63			
P64		If used as an input port, an on-chip pull-up	RD
P65		resistor can be connected by setting	WR
P66		software.	WAIT
P67			ASTB
P70	Port 7		SI2/RxD0
P71	3-bit I/O port	SO2/TxD0	
P72	If used as an input port, an on-chip pull-up r	SCK2/ASCK	
P120 to P127	Port 12	RTP0 to RTP7	
	8-bit I/O port Input/output can be specified in 1-bit units. If used as an input port, on-chip pull-up resi		
P130 and P131	Port 13 2-bit I/O port Input/output mode can be specified in 1-bit to If used as an input port, on-chip pull-up resi	ANO0, ANO1	

# Table 6-2. Port Functions ( $\mu$ PD780058Y Subseries) (2/2)

#### (2) External event counter

The number of pulses of an externally input signal can be measured.

#### (3) Square-wave output

A square wave with any selected frequency can be output.

Minimum F	Pulse Time	Maximum	Pulse Time	Resolution		
MCS = 1 MCS = 0		MCS = 1	MCS = 0	MCS = 1	MCS = 0	
2 × 1/fx	2 <sup>2</sup> × 1/fx	2 <sup>17</sup> × 1/fx	2 <sup>18</sup> × 1/fx	2 × 1/fx	2 <sup>2</sup> × 1/fx	
(400 ns)	(800 ns)	(26.2 ms)	(52.4 ms)	(400 ns)	(800 ns)	
2 <sup>2</sup> × 1/fx	2 <sup>3</sup> × 1/fx	2 <sup>18</sup> × 1/fx	2 <sup>19</sup> × 1/fx	2 <sup>2</sup> × 1/fx	2 <sup>3</sup> × 1/fx	
(800 ns)	(1.6 μs)	(52.4 ms)	(104.9 ms)	(800 ns)	(1.6 μs)	
2 <sup>3</sup> × 1/fx	$2^4 \times 1/f_x$	2 <sup>19</sup> × 1/fx	2 <sup>20</sup> × 1/fx	2 <sup>3</sup> × 1/fx	2 <sup>4</sup> × 1/fx	
(1.6 μs)	(3.2 µs)	(104.9 ms)	(209.7 ms)	(1.6 μs)	(3.2 μs)	
2 <sup>4</sup> × 1/fx	2 <sup>5</sup> × 1/fx	2 <sup>20</sup> × 1/fx	2 <sup>21</sup> × 1/fx	2 <sup>4</sup> × 1/fx	2 <sup>5</sup> × 1/fx	
(3.2 μs)	(6.4 μs)	(209.7 ms)	(419.4 ms)	(3.2 μs)	(6.4 μs)	
2 <sup>5</sup> × 1/fx	2 <sup>6</sup> × 1/fx	2 <sup>21</sup> × 1/fx	2 <sup>22</sup> × 1/fx	2 <sup>5</sup> × 1/fx	2 <sup>6</sup> × 1/fx	
(6.4 μs)	(12.8 μs)	(419.4 ms)	(838.9 ms)	(6.4 μs)	(12.8 μs)	
2 <sup>6</sup> × 1/fx	2 <sup>7</sup> × 1/fx	2 <sup>22</sup> × 1/fx	2 <sup>23</sup> × 1/fx	2 <sup>6</sup> × 1/fx	2 <sup>7</sup> × 1/fx	
(12.8 μs)	(25.6 μs)	(838.9 ms)	(1.7 s)	(12.8 μs)	(25.6 μs)	
2 <sup>7</sup> × 1/fx	2 <sup>8</sup> × 1/fx	2 <sup>23</sup> × 1/fx	2 <sup>24</sup> × 1/fx	2 <sup>7</sup> × 1/fx	2 <sup>8</sup> × 1/fx	
(25.6 μs)	(51.2 μs)	(1.7 s)	(3.4 s)	(25.6 μs)	(51.2 μs)	
2 <sup>8</sup> × 1/fx	2 <sup>9</sup> × 1/fx	2 <sup>24</sup> × 1/fx	2 <sup>25</sup> × 1/fx	2 <sup>8</sup> × 1/fx	2 <sup>9</sup> × 1/fx	
(51.2 μs)	(102.4 μs)	(3.4 s)	(6.7 s)	(51.2 μs)	(102.4 μs)	
2 <sup>9</sup> × 1/fx	2 <sup>10</sup> × 1/fx	2 <sup>25</sup> × 1/fx	2 <sup>26</sup> × 1/fx	2 <sup>9</sup> × 1/fx	2 <sup>10</sup> × 1/fx	
(102.4 μs)	(204.8 μs)	(6.7 s)	(13.4 s)	(102.4 μs)	(204.8 μs)	
2 <sup>11</sup> × 1/fx	2 <sup>12</sup> × 1/fx	2 <sup>27</sup> × 1/fx	2 <sup>28</sup> × 1/fx	2 <sup>11</sup> × 1/fx	2 <sup>12</sup> × 1/fx	
(409.6 μs)	(819.2 μs)	(26.8 s)	(53.7 s)	(409.6 μs)	(819.2 μs)	

# Table 9-4. Square-Wave Output Ranges When 8-Bit Timer/Event Counters 1 and 2 Are Used as 16-Bit Timer/Event Counter

Remarks 1. fx: Main system clock oscillation frequency

2. MCS: Bit 0 of oscillation mode select register (OSMS)

**3.** Values in parentheses apply to operation with fx = 5.0 MHz.

## (2) Interval timer mode

Interrupt requests are generated at the preset time intervals.

Interval Time	MCS = 1	MCS = 0
$2^{11} \times 1/fxx$	$2^{11} \times 1/fx$ (410 $\mu$ s)	$2^{12} \times 1/fx$ (819 $\mu$ s)
$2^{12} \times 1/f_{XX}$	$2^{12} \times 1/fx$ (819 $\mu$ s)	$2^{13} \times 1/fx$ (1.64 ms)
$2^{13} \times 1/fxx$	2 <sup>13</sup> × 1/fx (1.64 ms)	$2^{14} \times 1/fx$ (3.28 ms)
$2^{14} \times 1/f_{XX}$	$2^{14} \times 1/f_x$ (3.28 ms)	$2^{15} \times 1/fx$ (6.55 ms)
$2^{15} \times 1/fxx$	$2^{15} \times 1/fx$ (6.55 ms)	$2^{16} \times 1/fx$ (13.1 ms)
$2^{16} \times 1/fxx$	2 <sup>16</sup> × 1/fx (13.1 ms)	$2^{17} \times 1/fx$ (26.2 ms)
$2^{17} \times 1/f_{XX}$	$2^{17} \times 1/fx$ (26.2 ms)	$2^{18} \times 1/fx$ (52.4 ms)
$2^{19} \times 1/f_{XX}$	$2^{19} \times 1/fx$ (104.9 ms)	$2^{20} \times 1/fx$ (209.7 ms)

Table 11-2. Interval Times

**Remarks 1.** fxx: Main system clock frequency (fx or fx/2)

2. fx: Main system clock oscillation frequency

3. MCS: Bit 0 of oscillation mode select register (OSMS)

**4.** Values in parentheses apply to operation with fx = 5.0 MHz.

# CHAPTER 14 A/D CONVERTER

## 14.1 A/D Converter Functions

The A/D converter converts an analog input into a digital value. It consists of 8 channels (ANI0 to ANI7) with an 8-bit resolution.

The conversion method is based on successive approximation and the conversion result is held in the 8-bit A/D conversion result register (ADCR).

A/D conversion can be started in the following two ways.

#### (1) Hardware start

Conversion is started by trigger input (INTP3).

#### (2) Software start

Conversion is started by setting the A/D converter mode register (ADM).

One analog input channel is selected from ANI0 to ANI7 and A/D conversion is carried out. In the case of hardware start, A/D conversion stops when an A/D conversion operation ends, and an interrupt request (INTAD) is generated. In the case of software start, A/D conversion is repeated. Each time an A/D conversion operation ends, an interrupt request (INTAD) is generated. request (INTAD) is generated.

# 14.2 A/D Converter Configuration

The A/D converter consists of the following hardware.

Item	Configuration
Analog inputs	8 channels (ANI0 to ANI7)
Control registers	A/D converter mode register (ADM) A/D converter input select register (ADIS) External interrupt mode register 1 (INTM1)
Registers	Successive approximation register (SAR) A/D conversion result register (ADCR)

## (2) A/D converter input select register (ADIS)

This register determines whether the ANI0/P10 to ANI7/P17 pins should be used for analog input channels or ports. Pins other than those selected as analog input can be used as I/O ports.

ADIS is set with an 8-bit memory manipulation instruction.

RESET input clears ADIS to 00H.

### Cautions 1. Set the analog input channel using the following procedure.

- (1) Set the number of analog input channels using ADIS.
- (2) Using the A/D converter mode register (ADM), select one channel to undergo A/D conversion from among the channels set to analog input by ADIS.
- 2. No internal pull-up resistor can be used for the channels set to analog input by ADIS, irrespective of the value of bit 1 (PUO1) of pull-up resistor option register L (PUOL).

Figure 14-3. Format of A/D Converter Input Select Register

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
ADIS	0	0	0	0	ADIS3	ADIS2	ADIS1	ADIS0	FF84H	00H	R/W

ADIS3	ADIS2	ADIS1	ADIS0	Number of analog input channel selection
0	0	0	0	No analog input channel (P10 to P17)
0	0	0	1	1 channels (ANI0, P11 to P17)
0	0	1	0	2 channels (ANI0, ANI1, P12 to P17)
0	0	1	1	3 channels (ANI0 to ANI2, P13 to P17)
0	1	0	0	4 channels (ANI0 to ANI3, P14 to P17)
0	1	0	1	5 channels (ANI0 to ANI4, P15 to P17)
0	1	1	0	6 channels (ANI0 to ANI5, P16, P17)
0	1	1	1	7 channels (ANI0 to ANI6, P17)
1	0	0	0	8 channels (ANI0 to ANI7)
0	ther that	Other than above		Setting prohibited

## 16.4 Operations of Serial Interface Channel 0

The following four operating modes are available for serial interface channel 0.

- Operation stop mode
- 3-wire serial I/O mode
- SBI mode
- 2-wire serial I/O mode

#### 16.4.1 Operation stop mode

Serial transfer is not carried out in the operation stop mode. Thus, power consumption can be reduced. Serial I/O shift register 0 (SIO0) does not carry out shift operations either and thus it can be used as an ordinary 8-bit register. In the operation stop mode, the P25/SI0/SB0, P26/SO0/SB1, and P27/SCK0 pins can be used as ordinary I/O ports.

## (1) Register setting

The operation stop mode is set by serial operating mode register 0 (CSIM0). CSIM0 is set with a 1-bit or 8-bit memory manipulation instruction. RESET input clears CSIM0 to 00H.

Symbol	<7>	<6>	<5>	4	3	2	1	0	Address	After reset	R/W
CSIM0	CSIE0	COI	WUP	CSIM04	CSIM03	CSIM02	CSIM01	CSIM00	FF60H	00H	R/W

R/W CS

IE0	Serial interface channel 0 operation control
0	Operation stopped
1	Operation enabled

# (2) SBI definition

The SBI serial data format and the signals to be used are defined as follows. Serial data to be transferred by SBI consists of three kinds of data: "address", "command", and "data". Figure 16-11 shows the address, command, and data transfer timing.



Address transfer



Remark The broken lines indicate the READY status.

The bus release signal and the command signal are output by the master device.  $\overline{\text{BUSY}}$  is output by the slave device.  $\overline{\text{ACK}}$  can be output by either the master or slave device (normally, the 8-bit data receiver outputs). Serial clocks continue to be output by the master device from 8-bit data transfer start to  $\overline{\text{BUSY}}$  reset.

#### (2) Serial operating mode register 0 (CSIM0)

This register sets the serial interface channel 0 serial clock, operating mode, operation enable/stop wakeup function and displays the address comparator match signal.

CSIM0 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input clears CSIM0 to 00H.

Caution Do not change the operating mode (3-wire serial I/O, 2-wire serial I/O, or SBI) while serial interface channel 0 is enabled to operate. To change the operating mode, stop the serial operation first.

<7>	<6>	<5>	4	3	2	1	0	Address	After reset	R/W		
CSIE0	COI	WUP	CSIM04	CSIM03	CSIM02	CSIM01	CSIM00	FF60H	00H	R/W <sup>Note 1</sup>		
CSIM01	CSIM00		Serial interface channel 0 clock selection									
0	×	Input	nput clock to SCK0/SCL pin from off-chip									
1	0	8-bit	8-bit timer register 2 (TM2) output <sup>Note 2</sup>									
1	1	Clock	Clock specified by bits 0 to 3 of timer clock select register 3 (TCL3)									
	<7> CSIE0 CSIM01 0 1 1	<7> <6> CSIE0 COI           CSIM01         CSIM00           0         ×           1         0           1         1	<7><6><5>           CSIE0         COI         WUP           CSIM01         CSIM00            0         ×         Input           1         0         8-bit           1         1         Clock	<7>         <6>         <5>         4           CSIE0         COI         WUP         CSIM04           CSIM01         CSIM00             0         ×         Input clock to            1         0         8-bit timer re            1         1         Clock specifier	<7>         <6>         <5>         4         3           CSIE0         COI         WUP         CSIM04         CSIM03           CSIM01         CSIM00              0         ×         Input clock to SCK0             1         0         8-bit timer register 2             1         1         Clock specified by b	<7>         <6>         <5>         4         3         2           CSIE0         COI         WUP         CSIM04         CSIM03         CSIM02           CSIM01         CSIM00	<7>         <6>         <5>         4         3         2         1           CSIE0         COI         WUP         CSIM04         CSIM03         CSIM02         CSIM01           CSIM01         CSIM00         Seria         CSIM04         CSIM05         Seria           0         ×         Input clock to SCK0/SCL pin from 6         1         0         8-bit timer register 2 (TM2) output 1           1         1         Clock specified by bits 0 to 3 of time         CSIM05         CSIM05	<7>         <6>         <5>         4         3         2         1         0           CSIE0         COI         WUP         CSIM04         CSIM03         CSIM02         CSIM01         CSIM00           CSIM01         CSIM00         Serial interface           0         ×         Input clock to SCK0/SCL pin from off-chip           1         0         8-bit timer register 2 (TM2) output Note 2           1         1         Clock specified by bits 0 to 3 of timer clock	<7>         <6>         <5>         4         3         2         1         0         Address           CSIE0         COI         WUP         CSIM04         CSIM03         CSIM02         CSIM01         CSIM00         FF60H           CSIM01         CSIM00         Serial interface channel 0         Serial interface channel 0            0         ×         Input clock to SCK0/SCL pin from off-chip             1         0         8-bit timer register 2 (TM2) output Note 2             1         1         Clock specified by bits 0 to 3 of timer clock select register	<7>       <6><5>       4       3       2       1       0       Address       After reset         CSIE0       COI       WUP       CSIM04       CSIM03       CSIM02       CSIM01       CSIM00       FF60H       00H         CSIM01       CSIM00       Serial interface channel 0 clock selectio         0       ×       Input clock to SCK0/SCL pin from off-chip       1       0       8-bit timer register 2 (TM2) output Note 2         1       1       Clock specified by bits 0 to 3 of timer clock select register 3 (TCL3)		

		· · ·	
Figure 17-4	Format of Serial	Operating	Mode Register 0
		operating	mode negister o

R/W	CSIM	CSIM	CSIM	PM25	P25	PM26	P26	PM27	P27	Operation	Start Bit	SI0/SB0/SDA0/	SO0/SB1/SDA1/	SCK0/SCL/P27
	04	03	02							mode		P25 pin function	P26 pin function	pin function
	0	×	0	Note 3	$\frac{Note 3}{\times}$	0	0	0	1	3-wire serial	MSB	SI0 <sup>Note 3</sup>	SO0	SCK0
			1							I/O mode	LSB	(Input)	(CMOS output)	(CMOS I/O)
	1	1	0	Note 4 ×	Note 4 ×	0	0	0 1	2-wire serial I/O mode or	MSB	P25 (CMOS I/O)	SB1/SDA1 (N-ch open-drain I/O)	SCK0/SCL (N-ch open-drain I/O)	
			1	0	0	Note 4 ×	Note 4 ×	0	1	I'C bus mode		SB0/SDA0 (N-ch open-drain	P26 (CMOS I/O)	

#### R/W WUF

WUP	Wake-up function control <sup>Note 5</sup>
0	Interrupt request signal generation with each serial transfer in any mode
1	Interrupt request signal generation when the address received after detecting start condition (when CMDD = 1) matches the slave address register (SVA) data in $I^2C$ bus mode

R	COI	Slave address comparison result flag <sup>Note 6</sup>
	0	Slave address register (SVA) not equal to serial I/O shift register 0 (SIO0) data
	1	Slave address register (SVA) equal to serial I/O shift register 0 (SIO0) data

#### R/W CSI

I	CSIE0	Serial interface channel 0 operation control
	0	Operation stopped
	1	Operation enabled

Notes 1. Bit 6 (COI) is a read-only bit.

- 2. In I<sup>2</sup>C bus mode, the clock frequency becomes 1/16 of that output from TO2.
- 3. Can be used as P25 (CMOS input/output) when used only for transmission.
- 4. Can be used freely as a port function.
- To use the wakeup function (WUP = 1), set bit 5 (SIC) of the interrupt timing specification register (SINT) to 1. Do not execute an instruction that writes serial I/O shift register 0 (SIO0) while WUP = 1.
- **6.** When CSIE0 = 0, COI becomes 0.
- **Remark** ×: don't care
  - PM××: Port mode register
  - Pxx: Port output latch

# Figure 17-22. Data Transmission from Master to Slave (Both Master and Slave Selected 9-Clock Wait) (3/3)





# A/D Converter Characteristics (TA = -40 to $+85^{\circ}$ C, VDD = 2.7 to 5.5 V, AVss = Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			8	8	8	bit
Overall error <sup>Note 1</sup>		$2.7 \text{ V} \leq \text{AV}_{\text{REF0}} < 4.5 \text{ V}$			±1.0	%FSR
		$4.5 \text{ V} \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±0.6	%FSR
Conversion time	Τςονν	$2.7~V \leq AV_{\text{REF0}} \leq 5.5~V$	16		100	μs
Analog input voltage	VIAN		AVss		AV <sub>REF0</sub>	V
Reference voltage	AV <sub>REF0</sub>		2.7		VDD	V
AVREFO current	IREFO	When A/D converter is operatingNote 2		500	1,500	μA
		When A/D converter is not operatingNote 3		0	3	μA

Notes 1. Excludes quantization error ( $\pm$ 1/2 LSB). This value is indicated as a ratio to the full-scale value (%FSR).

2. The current flowing to the  $AV_{REF0}$  pin when bit 7 (CS) of the A/D converter mode register (ADM) is 1.

3. The current flowing to the AVREFO pin when bit 7 (CS) of the A/D converter mode register (ADM) is 0.

# D/A Converter Characteristics (T<sub>A</sub> = -40 to $+85^{\circ}$ C, V<sub>DD</sub> = 2.7 to 5.5 V, AV<sub>SS</sub> = V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution					8	bit
Overall error		$R = 2 M\Omega^{Note 1}$			±1.2	%
		$R = 4 M\Omega^{Note 1}$			±0.8	%
		$R = 10 \ M\Omega^{Note \ 1}$			±0.6	%
Settling time		C = 30 pF <sup>Note 1</sup>			15	μs
Output resistance	Ro	Note 2		8		kΩ
Analog reference voltage	AV <sub>REF1</sub>		1.8		Vdd	V
AV <sub>REF1</sub> current	REF1	Note 2			2.5	mA
Resistance between AVREF1 and AVSS	RAIREF1	DACS0, DACS1 = 55H <sup>Note 2</sup>	4	8		kΩ

Notes 1. R and C are the D/A converter output pin load resistance and load capacitance, respectively.

2. Value for one D/A converter channel

Remark DACS0 and DACS1: D/A conversion value set registers 0, 1

# (b) Serial interface channel 1

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tксүэ	$4.5~V \leq V_{\text{DD}} \leq 5.5~V$	800			ns
		$2.7~V \leq V_{\text{DD}} < 4.5~V$	1,600			ns
		$2.2~V \leq V_{\text{DD}} < 2.7~V$	3,200			ns
SCK1 high-/low-level width	tkh9, tkl9	V <sub>DD</sub> = 4.5 to 5.5 V	tксү9/2 – 50			ns
		V <sub>DD</sub> = 2.2 to 5.5 V	tксүя/2 – 100			ns
SI1 setup time (to SCK1↑)	tsik9	$4.5~V \leq V_{\text{DD}} \leq 5.5~V$	100			ns
		$2.7~V \leq V_{\text{DD}} < 4.5~V$	150			ns
		$2.2~V \leq V_{\text{DD}} < 2.7~V$	300			ns
SI1 hold time (from SCK1↑)	tksi9		400			ns
SO1 output delay time from $\overline{\text{SCK1}}\downarrow$	tkso9	C = 100 pF <sup>Note</sup>			300	ns

# (i) 3-wire serial I/O mode (SCK1 ... Internal clock output)

**Note** C is the load capacitance of the  $\overline{SCK1}$  and SO1 output lines.

# (ii) 3-wire serial I/O mode (SCK1 ... External clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tксу10	$4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	800			ns
		$2.7~V \leq V_{\text{DD}} < 4.5~V$	1,600			ns
		$2.2~V \leq V_{\text{DD}} < 2.7~V$	3,200			ns
SCK1 high-/low-level width	tkH10, tkL10	$4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	400			ns
		$2.7~V \leq V_{\text{DD}} < 4.5~V$	800			ns
		$2.2 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	1,600			ns
SI1 setup time (to SCK1↑)	tsik10		100			ns
SI1 hold time (from $\overline{\text{SCK1}}$ )	tĸis10		400			ns
SO1 output delay time from $\overline{\text{SCK1}}\downarrow$	tkso10	C = 100 pF <sup>Note</sup>			300	ns
SCK1 rise/fall time	tr10, tr10	When using external device			160	ns
		expansion function				
		When not using external device expansion function			1,000	ns

**Note** C is the load capacitance of the SO1 output line.

Remark xxxx in the part number differs depending on the host machine and OS used.

# μS××××RA78K0 μS××××CC78K0

 xxxx	Host Machine	OS	Supply Medium
AB13	PC-9800 series,	Windows (Japanese version)	3.5-inch 2HD FD
BB13	IBM PC/AT and compatibles	Windows (English version)	
AB17		Windows (Japanese version)	CD-ROM
BB17		Windows (English version)	
3P17	HP9000 series 700 <sup>TM</sup>	HP-UX <sup>TM</sup> (Rel. 10.10)	
3K17	SPARC station <sup>TM</sup>	SunOS <sup>™</sup> (Rel. 4.1.4), Solaris <sup>™</sup> (Rel. 2.5.1)	

# $\mu$ S××××DF780058

µS<u>××××</u>CC78K0-L

-	XXXX	Host Machine	OS	Supply Medium
	AB13	PC-9800 series,	Windows (Japanese version)	3.5-inch 2HD FD
	BB13	IBM PC/AT and compatibles	Windows (English version)	
	3P16	HP9000 series 700	HP-UX (Rel. 10.10)	DAT
	3K13	SPARCstation	SunOS (Rel. 4.1.4),	3.5-inch 2HD FD
	3K15		Solaris (Rel. 2.5.1)	1/4-inch CGMT

# **B.3 Control Software**

Project Manager	This is control software designed to enable efficient user program development in the	
	Windows environment. All operations used in development of a user program, such as	
	starting the editor, building, and starting the debugger, can be performed from the Project	
	Manager.	
	<caution></caution>	
	The Project Manager is included in the assembler package (RA78K0).	
	It can only be used in Windows.	

# **B.4 Flash Memory Writing Tools**

Flashpro III (Part number: FL-PR3, PG-FP3) Flashpro IV (Part number: FL-PR4, PG-FP4) Flash programmer	Flash programmer dedicated to microcontrollers with on-chip flash memory.
FA-80GC-8BT FA-80GK-9EU Flash memory writing adapter	<ul> <li>Flash memory writing adapter used connected to Flashpro III/Flashpro IV.</li> <li>FA-80GC-8BT: 80-pin plastic QFP (GC-8BT type)</li> <li>FA-80GK-9EU: 80-pin plastic TQFP (GK-9EU type)</li> </ul>

Remark FL-PR3, FL-PR4, FA-80GC-8EU, and FA-80GK-9EU are products of Naito Densei Machida Mfg. Co., Ltd.

Contact: +81-45-475-4191 Naito Densei Machida Mfg. Co., Ltd.

Edition	Revisions	Chapter
3rd edition	Deletion of following product • μPD780058Y	Throughout
	Addition of following products • μPD780058B, 780058BY, 780053(A), 780053Y(A), 780054(A), 780054Y(A), 780055(A), 780055Y(A), 780056(A), 780056Y(A), 780058B(A), 780058BY(A)	
	Deletion of following packages • 80-pin plastic QFP (GC-3B9 type) • 80-pin plastic TQFP (GK-BE9 type)	
	Addition of following package • 80-pin plastic TQFP (GK-9EU type)	
	<ul> <li>1.1 Features, 1.7 Outline of Functions</li> <li>Change of operating voltage range of A/D and D/A converters of μPD780058 and 78F0058</li> <li>Change of supply voltage of μPD78F0058</li> </ul>	CHAPTER 1 OUTLINE (µPD780058 SUBSERIES)
	Addition of 1.9 Differences Between Standard Model and (A) Model	
	<ul> <li>2.1 Features, 2.7 Outline of Functions</li> <li>Change of operating voltage range of A/D and D/A converters of μPD78F0058Y</li> </ul>	CHAPTER 2 OUTLINE (μPD780058Y SUBSERIES)
	Change of supply Voltage of μPD78F0058Y  Addition of 2.9 Differences Between Standard Model and (Δ) Model	
	Change of processing when A/D converter is not used in 3.2.11 AVREF0	CHAPTER 3 PIN FUNCTIONS
	Change of recommended connection of unused pins and connection of P60 to P63, AVREF1, and VPP pins in <b>Table 3-1 Pin I/O Circuit Types</b>	(µPD780058 SUBSERIES)
	Change of processing when A/D converter is not used in 4.2.11 AVREF0	CHAPTER 4 PIN FUNCTIONS
	Change of recommended connection of unused pins and connection of P60 to P63, AVREF1, and VPP pins in <b>Table 4-1 Pin I/O Circuit Types</b>	(µPD780058Y SUBSERIES)
	Modification of Note 2 in 6.2.8 Port 6	CHAPTER 6 PORT FUNCTIONS
	Addition of note on feedback resistor to Figure 7-3 Format of Processor Clock Control Register	CHAPTER 7 CLOCK GENERATOR
	Addition of Table 8-5 INTP1/TI01 Pin Valid Edge and CR00 Capture Trigger Valid Edge	CHAPTER 8 16-BIT TIMER/EVENT COUNTER
	Addition of Table 8-6 INTP0/TI00 Pin Valid Edge and CR01 Capture Trigger Valid Edge	
	Correction of note on valid edge of INTP0/TI00/P00 and INTP1/TI01/P01 pin in Figure 8-8 Format of External Interrupt Mode Register 0	
	Addition of Figure 8-17 Configuration of PPG Output Addition of Figure 8-18 PPG Output Operation Timing	
	8.5 16-Bit Timer/Event Counter Operating Cautions Addition of description on TI01/P01/INTP1 to (5) Valid edge setting Addition of (c) One-shot pulse output function to (6) Re-trigger of one-shot pulse	
	Addition of (8) Conflict operation	
	Addition of (9) Timer operation	
	Addition of (10) Capture operation Addition of (11) Compare operation	
	Addition of (12) Edge detection	
	Modification of note on changing count clock in Figure 10-2 Format of Timer Clock Select Register 2	CHAPTER 10 WATCH TIMER

Edition	Revisions	Chapter
3rd edition	Modification of note on changing count clock in Figure 11-2 Format of Timer Clock Select Register 2	CHAPTER 11 WATCHDOG TIMER
	Addition of note on rewriting TCL2 in Figure 13-2 Format of Timer Clock Select Register 2	CHAPTER 13 BUZZER OUTPUT CONTROLLER
	Modification of Figure 14-5 A/D Converter Basic Operation Addition of Table 14-2 A/D Conversion Sampling Time and A/D Converter Start Delay Time	CHAPTER 14 A/D CONVERTER
	Addition of 14.5 How to Read A/D Converter Characteristics Table	
	<ul> <li>14.6 A/D Converter Cautions</li> <li>Change of description in (1) Power consumption in standby mode</li> <li>Addition of (3) Conflicting operations</li> <li>Addition of (6) Input impedance of ANI0 to ANI7 pins</li> <li>Addition of (10) Timing at which A/D conversion result is undefined</li> <li>Addition of (11) Notes on board design</li> <li>Addition of (12) AVREFO pin</li> <li>Addition of (12) Internal equivalent circuit of ANI0 to ANI7 pins and</li> </ul>	
	permissible signal source impedance	
	Addition of description of processing when D/A converter is not used in <b>15.5 D/A Converter Cautions (3) AV</b> REF1 <b>pin</b>	CHAPTER 15 D/A CONVERTER
	Addition of <b>17.4.7 Restrictions in I<sup>2</sup>C bus mode 2</b>	CHAPTER 17 SERIAL INTERFACE CHANNEL 0 (µPD780058Y SUBSERIES)
	Addition of 19.4.5 Restrictions in UART mode 2	CHAPTER 19 SERIAL INTERFACE CHANNEL 2
	Addition of Caution when interrupt is acknowledged to Figure 21-2 Format of Interrupt Request Flag Register	CHAPTER 21 INTERRUPT AND TEST FUNCTIONS
	Addition of description on TI01/P01/INTP1 pin to Figure 21-5 Format of External Interrupt Mode Register 0	
	Addition of Caution to 25.1 ROM Correction Function	CHAPTER 25 ROM CORRECTION
	Modification of Table 26-1 Differences Between $\mu \text{PD78F0058},$ 78F0058Y and Mask ROM Versions	CHAPTER 26 μPD78F0058, 78F0058Υ
	Total revision of description on flash memory programming as <b>26.3</b> Flash Memory Characteristics	
	Addition of CHAPTER 28 ELECTRICAL SPECIFICATIONS (MASK ROM VERSION)	CHAPTER 28 ELECTRICAL SPECIFICATIONS (MASK ROM VERSION)
	Addition of CHAPTER 29 ELECTRICAL SPECIFICATIONS (FLASH MEMORY VERSION)	CHAPTER 29 ELECTRICAL SPECIFICATIONS (FLASH MEMORY VERSION)
	Addition of CHAPTER 30 ELECTRICAL SPECIFICATIONS (FLASH MEMORY VERSION (VDD = 2.2 V))	CHAPTER 30 ELECTRICAL SPECIFICATIONS (FLASH MEMORY VERSION (VDD = 2.2 V))
	Addition of CHAPTER 31 CHARACTERISTICS CURVES (REFERENCE VALUES)	CHAPTER 31 CHARACTERISTICS CURVES (REFERENCE VALUES)
	Addition of CHAPTER 32 PACKAGE DRAWINGS	CHAPTER 32 PACKAGE DRAWINGS

Edition	Revisions	Chapter
3rd edition	Addition of CHAPTER 33 RECOMMENDED SOLDERING CONDITIONS	CHAPTER 33 RECOMMENDED SOLDERING CONDITIONS
	Correction of APPENDIX A DIFFERENCES BETWEEN μPD78054, 78058F, AND 780058	APPENDIX A DIFFERENCES BETWEEN $\mu$ PD78054, 78058F, AND 780058 SUBSERIES
	Total revision of APPENDIX B DEVELOPMENT TOOLS Transfer of description of embedded software to APPENDIX B DEVELOPMENT TOOLS	APPENDIX B DEVELOPMENT TOOLS