

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	20 MIPS
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	19
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 11x24b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	48-WFQFN Exposed Pad, CSP
Supplier Device Package	48-LFCSP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/analog-devices/aducm360bcpz128-r7">https://www.e-xfl.com/product-detail/analog-devices/aducm360bcpz128-r7</a>

## TABLE OF CONTENTS

Features .....	1	SPI Timing Specifications .....	16
Applications .....	1	Absolute Maximum Ratings .....	18
Revision History .....	2	Thermal Resistance .....	18
General Description .....	3	ESD Caution .....	18
Functional Block Diagrams .....	4	Pin Configuration and Function Descriptions .....	19
Specifications .....	6	Typical Performance Characteristics .....	22
Microcontroller Electrical Specifications .....	6	Typical System Configuration .....	23
RMS Noise Resolution of ADC0 and ADC1 .....	11	Outline Dimensions .....	24
I <sup>2</sup> C Timing Specifications .....	15	Ordering Guide .....	24

## REVISION HISTORY

### 6/2016—Rev. C to Rev. D

Change to Features Section .....	1
Added Note 12 and Note 13, Table 1 .....	6
Change to Internal Reference (1.2 V) Section, Table 2, and Table 3 .....	11
Changes to External Reference (2.5 V) Section, Table 6, and Table 7 .....	13
Change to Human Body Model Parameter, Table 14 .....	18
Changes to Figure 15 .....	23

### 10/2014—Rev. B to Rev. C

Changes to Table 1 .....	6
Changes to Table 3 .....	11
Changes to Table 5 .....	12
Changes to Table 7 .....	13
Changes to Table 9 .....	14
Changes to Table 14 .....	18
Changes to Pin 35 and Pin 36 Descriptions; Table 16 .....	20
Changes to Figure 11 .....	22

### 7/2013—Rev. A to Rev. B

Changes to Features Section and General Description Section .....	3
Changes to Figure 1 .....	4
Added Figure 2, Renumbered Sequentially .....	5
Changes to Table 1 .....	6
Changes to Table 2 and Table 3 .....	10
Changes to Table 4 and Table 5 .....	11
Changes to Table 6 and Table 7 .....	12
Changes to Table 8 and Table 9 .....	13
Changes to Table 16 .....	17
Changes to Figure 14 .....	21

### 11/2012—Rev. 0 to Rev. A

Changes to Pin 35 and Pin 36 in Table 16 .....	18
--	----

### 9/2012—Revision 0: Initial Version

## GENERAL DESCRIPTION

The [ADuCM360](#) is a fully integrated, 3.9 kSPS, 24-bit data acquisition system that incorporates dual high performance, multichannel sigma-delta ( $\Sigma\Delta$ ) analog-to-digital converters (ADCs), a 32-bit ARM Cortex™-M3 processor, and Flash/EE memory on a single chip. The [ADuCM360](#) is designed for direct interfacing to external precision sensors in both wired and battery-powered applications. The [ADuCM361](#) contains all the features of the [ADuCM360](#) except that only one 24-bit  $\Sigma\Delta$  ADC (ADC1) is available.

The [ADuCM360/ADuCM361](#) contain an on-chip 32 kHz oscillator and an internal 16 MHz high frequency oscillator. The high frequency oscillator is routed through a programmable clock divider from which the operating frequency of the processor core clock is generated. The maximum core clock speed is 16 MHz; this speed is not limited by operating voltage or temperature.

The microcontroller core is a low power ARM Cortex-M3 processor, a 32-bit RISC machine that offers up to 20 MIPS peak performance. The Cortex-M3 processor incorporates a flexible, 11-channel DMA controller that supports all wired communication peripherals (SPI, UART, and I<sup>2</sup>C). Also integrated on chip are 128 kB of nonvolatile Flash/EE memory and 8 kB of SRAM.

The analog subsystem consists of dual ADCs, each connected to a flexible input mux. Both ADCs can operate in fully differential and single-ended modes. Other on-chip ADC features include dual programmable excitation current sources, diagnostic current sources, and a bias voltage generator of AVDD\_REG/2 (900 mV) to set the common-mode voltage of an input channel. A low-side internal ground switch is provided to allow power-down of an external circuit (for example, a bridge circuit) between conversions.

The ADCs contain two parallel filters: a sinc3 or sinc4 filter in parallel with a sinc2 filter. The sinc3 or sinc4 filter is used for precision measurements. The sinc2 filter is used for fast measurements and for the detection of step changes in the input signal.

The devices contain a low noise, low drift internal band gap reference, but they can be configured to accept one or two external reference sources in ratiometric measurement configurations. An option to buffer the external reference inputs is provided on chip. A single-channel buffered voltage output DAC is also provided on chip.

The [ADuCM360/ADuCM361](#) integrate a range of on-chip peripherals, which can be configured under microcontroller software control as required in the application. The peripherals include UART, I<sup>2</sup>C, and dual SPI serial I/O communication controllers; a 19-pin GPIO port; two general-purpose timers; a wake-up timer; and a system watchdog timer. A 16-bit PWM controller with six output channels is also provided.

The [ADuCM360/ADuCM361](#) are specifically designed to operate in battery-powered applications where low power operation is critical. The microcontroller core can be configured in a normal operating mode that consumes 290  $\mu$ A/MHz (including flash/ SRAM I<sub>DD</sub>). An overall system current consumption of 1 mA can be achieved with both ADCs on (input buffers off), PGA gain of 4, one SPI port on, and all timers on.

The [ADuCM360/ADuCM361](#) can be configured in a number of low power operating modes under direct program control, including a hibernate mode (internal wake-up timer active) that consumes only 4  $\mu$ A. In hibernate mode, peripherals such as external interrupts or the internal wake-up timer can wake up the device. This mode allows the part to operate with ultralow power and still respond to asynchronous external or periodic events.

On-chip factory firmware supports in-circuit serial download via a serial wire interface (2-pin JTAG system) and UART; non-intrusive emulation is also supported via the serial wire interface. These features are incorporated into a low cost QuickStart™ Development System that supports this precision analog microcontroller family.

The parts operate from an external 1.8 V to 3.6 V voltage supply and are specified over an industrial temperature range of –40°C to +125°C.

More information on the [ADuCM360/ADuCM361](#), see the [UG-367](#) user guide.




Figure 2. ADuCM361 Functional Block Diagram

09743-014

## SPECIFICATIONS

### MICROCONTROLLER ELECTRICAL SPECIFICATIONS

AVDD/IOVDD = 1.8 V to 3.6 V. The difference between AVDD and IOVDD must be  $\leq 0.3$  V. Internal 1.2 V reference,  $f_{\text{CORE}} = 16$  MHz, all specifications at  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ , unless otherwise noted.

Table 1.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
ADC SPECIFICATIONS	ADC0 and ADC1				
Conversion Rate <sup>1</sup>	Chop off	3.5		3906	Hz
	Chop on	3.5		1302	Hz
No Missing Codes <sup>1</sup>	Chop off, $f_{\text{ADC}} \leq 500$ Hz	24			Bits
	Chop on, $f_{\text{ADC}} \leq 250$ Hz	24			Bits
RMS Noise and Data Output Rates	See Table 2 through Table 9				
Integral Nonlinearity <sup>1</sup>	Gain = 1, input buffer off		$\pm 10$		ppm of FSR
	Gain = 2, 4, 8, or 16		$\pm 15$		ppm of FSR
	Gain = 32, 64, or 128		$\pm 20$		ppm of FSR
Offset Error <sup>2, 3, 4, 6, 7</sup>	Chop off; offset error is in the order of the noise for the programmed gain and update rate following calibration		$\pm 100/\text{gain}$		$\mu\text{V}$
	Chop on <sup>1</sup>		$\pm 1.0$		$\mu\text{V}$
Offset Error Drift vs. Temperature <sup>1, 4, 6</sup>	Chop off, gain $\leq 4$		1/gain		$\mu\text{V}/^\circ\text{C}$
	Chop off, gain $\geq 8$		230		$\text{nV}/^\circ\text{C}$
	Chop on		10		$\text{nV}/^\circ\text{C}$
Offset Error Lifetime Stability <sup>5</sup>	Gain = 128		1		$\mu\text{V}/1000\text{Hr}$
Full-Scale Error <sup>1, 4, 6, 7, 8</sup>			$\pm 0.5/\text{gain}$		mV
Full-Scale Error Lifetime Stability <sup>5</sup>	Gain = 128		$\pm 25$		$\mu\text{V}/1000\text{Hr}$
Gain Error Drift vs. Temperature <sup>1, 4, 6</sup>	External reference				
	Gain = 1, 2, 4, 8, or 16		$\pm 3$		ppm/ $^\circ\text{C}$
	Gain = 32, 64, or 128		$\pm 6$		ppm/ $^\circ\text{C}$
PGA Gain Mismatch Error			$\pm 0.15$		%
Power Supply Rejection <sup>1</sup>	External reference				
	Chop on, ADC input = 0.25 V, gain = 4	95			dB
	Chop off, ADC input = 7.8 mV, gain = 128	80			dB
	Chop off, ADC input = 1 V, gain = 1	90			dB
Absolute Input Voltage Range					
Unbuffered Mode		AGND		AVDD	V
Buffered Mode	Gain = 1 is not available; see the information about silicon anomalies on the <a href="#">ADuCM360/ADuCM361</a> product page				
	Gain $\geq 2$	AGND + 0.1		AVDD – 0.1	V
Differential Input Voltage Ranges <sup>1</sup>	For gain = 32, 64, and 128, see Table 3 and Table 7 for allowable input ranges and noise values				
	Gain = 1			$\pm V_{\text{REF}}$	V
	Gain = 2			$\pm 500$	mV
	Gain = 4			$\pm 250$	mV
	Gain = 8			$\pm 125$	mV
	Gain = 16			$\pm 62.5$	mV
Common-Mode Voltage, $V_{\text{CM}}$ <sup>1</sup>	Ideally, $V_{\text{CM}} = ((\text{AIN}+) + (\text{AIN}-))/2$ ; gain = 2 to 128; input current varies with $V_{\text{CM}}$ (see Figure 9 and Figure 10)	AGND		AVDD	V

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
Drift Matching <sup>1</sup>			50		ppm/°C
Load Regulation, AVDD <sup>1</sup>	AVDD = 3.3 V		0.2		%/V
Output Compliance <sup>1</sup>	I <sub>OUT</sub> = 10 µA to 210 µA	AGND – 0.03	AVDD – 0.45	AVDD – 0.85	V
	I <sub>OUT</sub> > 210 µA	AGND – 0.03	AVDD – 0.55	AVDD – 1.1	V
DAC CHANNEL SPECIFICATIONS	R <sub>L</sub> = 5 kΩ, C <sub>L</sub> = 100 pF				
Voltage Range	Internal reference	0		V <sub>REF</sub>	V
	External reference	0		1.8	V
DC Specifications <sup>11</sup>					
Resolution		12			Bits
Relative Accuracy			±3		LSB
Differential Nonlinearity	Guaranteed monotonic		±0.5	±1	LSB
Offset Error	1.2 V internal reference		±2	±10	mV
Gain Error	V <sub>REF</sub> range (reference = 1.2 V)			±0.5	%
NPN Mode <sup>1</sup>					
Resolution		12			Bits
Relative Accuracy			±3		LSB
Differential Nonlinearity			±0.85		LSB
Offset Error			±0.35		mA
Gain Error			±0.75		mA
Output Current Range		0.008		23.6	mA
Interpolation Mode <sup>1, 12</sup>	Only monotonic to 14 bits				
Resolution			14		Bits
Relative Accuracy <sup>13</sup>	For 14-bit resolution		–4 to +13		LSB
Differential Nonlinearity	Monotonic (14 bits)		±0.5		LSB
Offset Error	1.2 V internal reference		±2		mV
Gain Error	V <sub>REF</sub> range (reference = 1.2 V)		±1		%
	AVDD range		±1		%
DAC AC CHARACTERISTICS <sup>1</sup>					
Voltage Output Settling Time			10		µs
Digital-to-Analog Glitch Energy			±20		nV-sec
POWER-ON RESET (POR)					
POR Trip Level	Voltage at DVDD pin				
	Power-on level		1.6		V
	Power-down level		1.6		V
Timeout from POR <sup>1</sup>			50		ms
WATCHDOG TIMER (WDT) <sup>1</sup>					
Timeout Period		0.00003		8192	sec
Timeout Step Size	T3CON[3:2] = 10		7.8125		ms
FLASH/EE MEMORY <sup>1</sup>					
Endurance <sup>14</sup>		10,000			Cycles
Data Retention <sup>15</sup>	T <sub>J</sub> = 85°C	10			Years
DIGITAL INPUTS					
Input Leakage Current	All digital inputs				
	Digital inputs except for the $\overline{\text{RESET}}$ , SWCLK, and SWDIO pins				
Logic 1	V <sub>INH</sub> = IOVDD or V <sub>INH</sub> = 1.8 V		140		µA
	Internal pull-up disabled		1		nA
Logic 0	V <sub>INL</sub> = 0 V		160		µA
	Internal pull-up disabled		10		nA

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
Input Leakage Current	RESET, SWCLK, and SWDIO pins				
Logic 1			140		μA
Logic 0			160		μA
Input Capacitance <sup>1</sup>			10		pF
Logic Inputs					
Input Low Voltage, $V_{INL}$				$0.2 \times IOVDD$	V
Input High Voltage, $V_{INH}$		$0.7 \times IOVDD$			V
Logic Outputs					
Output High Voltage, $V_{OH}$	$I_{SOURCE} = 1 \text{ mA}$	$IOVDD - 0.4$			V
Output Low Voltage, $V_{OL}$	$I_{SINK} = 1 \text{ mA}$			0.4	V
CRYSTAL OSCILLATOR <sup>1</sup>	32.768 kHz crystal inputs				
Logic Inputs, XTALI Only <sup>16</sup>				0.8	V
Input Low Voltage, $V_{INL}$		1.7			V
Input High Voltage, $V_{INH}$					V
XTALI Capacitance			6		pF
XTALO Capacitance			6		pF
ON-CHIP LOW POWER OSCILLATOR					
Oscillator Frequency			32.768		kHz
Accuracy		-30	±10	+30	%
ON-CHIP HIGH FREQUENCY OSCILLATOR					
Oscillator Frequency			16		MHz
Accuracy	-40°C to +125°C	-1.8		+1.4	%
Long Term Stability <sup>5</sup>			0.8		%/1000 Hr
PROCESSOR CLOCK RATE <sup>1</sup>	Nine programmable core clock selections within specified range	0.0625	0.5	16	MHz
Using an External Clock		0.032768		16	MHz
PROCESSOR START-UP TIME <sup>1</sup>					
At Power-On	Includes kernel power-on execution time		41		ms
After Reset Event	Includes kernel power-on execution time		1.44		ms
From Processor Power-Down (Mode 1, Mode 2, and Mode 3)	$f_{CLK}$ is the Cortex-M3 core clock		3 to 5		$f_{CLK}$
From Total Halt or Hibernate Mode (Mode 4 or Mode 5)			30.8		μs
POWER REQUIREMENTS					
Power Supply Voltages, $V_{DD}$	AVDD, IOVDD	1.8		3.6	V
Power Consumption					
$I_{DD}$ (MCU Active Mode) <sup>17, 18</sup>	Processor clock rate = 16 MHz; all peripherals on (CLKSYSDIV = 0)		5.5		mA
	Processor clock rate = 8 MHz; all peripherals on (CLKSYSDIV = 1)		3		mA
	Processor clock rate = 500 kHz; both ADCs on (input buffers off) with PGA gain = 4, 1 × SPI port on, all timers on		1		mA
$I_{DD}$ (MCU Powered Down)	Full temperature range, total halt mode (Mode 4)		4		μA
	Reduced temperature range, -40°C to +85°C		4		μA
$I_{DD}$ , Total (ADC0) <sup>18</sup>	PGA enabled, gain ≥ 32		320		μA
PGA	Gain = 4, 8, or 16, PGA only		130		μA
	Gain = 32, 64, or 128, PGA only		180		μA
Input Buffers	2 × input buffers = 70 μA		70		μA
Digital Interface and Modulator			70		μA

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
I <sub>DD</sub> (ADC1)	Input buffers off, gain = 4, 8, or 16 only		200		μA
External Reference Input Buffers	60 μA each		120		μA

<sup>1</sup> These numbers are not production tested, but are guaranteed by design and/or characterization data at production release.

<sup>2</sup> Tested at gain = 4 after initial offset calibration.

<sup>3</sup> Measured with an internal short. A system zero-scale calibration removes this error.

<sup>4</sup> A recalibration at any temperature removes these errors.

<sup>5</sup> The long term stability specification is noncumulative. The drift in subsequent 1000 hour periods is significantly lower than in the first 1000 hour period.

<sup>6</sup> These numbers do not include internal reference temperature drift.

<sup>7</sup> Factory calibrated at gain = 1.

<sup>8</sup> System calibration at a specific gain removes the error at this gain.

<sup>9</sup> Input current measured with one ADC measuring a channel. If both ADCs measure the same input channel, the input current increases (approximately doubles).

<sup>10</sup> Measured using the box method.

<sup>11</sup> Reference DAC linearity is calculated using a reduced code range of 0x0AB to 0xF30.

<sup>12</sup> Measured using a low-pass filter with R = 1 kΩ, C = 100 nF.

<sup>13</sup> A closed loop control with the ADC improves DAC accuracy.

<sup>14</sup> Endurance is qualified to 10,000 cycles as per JEDEC Standard 22, Method A117, and is measured at –40°C, +25°C, and +125°C. Typical endurance at 25°C is 170,000 cycles.

<sup>15</sup> Retention lifetime equivalent at junction temperature (T<sub>J</sub>) = 85°C as per JEDEC Standard 22, Method A117. Retention lifetime derates with junction temperature.

<sup>16</sup> Voltage input levels are relevant only if driving XTAL input from a voltage source. If a crystal is connected directly, the internal crystal interface determines the common-mode voltage.

<sup>17</sup> Typical additional supply current consumed during Flash/EE memory program and erase cycles is 7 mA.

<sup>18</sup> Total I<sub>DD</sub> for ADC includes figures for PGA ≥ 32, input buffers, digital interface, and the Σ-Δ modulator.



**RMS NOISE RESOLUTION OF ADC0 AND ADC1****Internal Reference (1.2 V)**

Table 2 through Table 5 provide rms noise specifications for ADC0 and ADC1 using the internal reference (1.2 V). Table 2 and Table 3 list the rms noise for both ADCs with various gain and output update rate values. Table 4 and Table 5 list the typical output rms noise effective number of bits (ENOB) in normal mode for both ADCs with various gain and output update rate values. (Peak-to-peak ENOB is shown in parentheses.) These results are taken with the input buffers off.

**Table 2. RMS Noise vs. Gain and Output Update Rate, Internal Reference (1.2 V), Gain = 1, 2, 4, 8, and 16**

Update Rate (Hz)	Chop/Sinc	ADCFLT Register Value	RMS Noise (μV)				
			Gain = 1, ±V <sub>REF</sub> , ADCxMDE = 0x01	Gain = 2, ±500 mV, ADCxMDE = 0x11	Gain = 4, ±250 mV, ADCxMDE = 0x21	Gain = 8, ±125 mV, ADCxMDE = 0x31	Gain = 16, ±62.5 mV, ADCxMDE = 0x41
3.53	On/Sinc3	0x8E7C	1.05	0.45	0.23	0.135	0.072
30	Off/Sinc3	0x007E	2.1	1.37	0.63	0.37	0.22
50	Off/Sinc3	0x007D	3.7	1.6	0.83	0.47	0.29
100	Off/Sinc3	0x004D	5.45	2.41	1.13	0.63	0.38
488	Off/Sinc4	0x100F	10	4.7	2.2	1.3	0.79
976	Off/Sinc4	0x1007	13.5	6.5	3.3	1.7	1.1
1953	Off/Sinc4	0x1003	19.3	10	4.7	2.6	1.55
3906	Off/Sinc4	0x1001	67.0	36	16.6	8.8	4.9

**Table 3. RMS Noise vs. Gain and Output Update Rate, Internal Reference (1.2 V), Gain = 32, 64, and 128**

Update Rate (Hz)	Chop/Sinc	ADCFLT Register Value	RMS Noise (μV)					
			Gain = 32, <sup>1</sup> ±37.5 mV, ADCxMDE = 0x49	Gain = 32, <sup>1, 2</sup> ±22.18 mV, ADCxMDE = 0x51	Gain = 64, <sup>3</sup> ±18.75 mV, ADCxMDE = 0x59	Gain = 64, <sup>3, 4</sup> ±10.3125 mV, ADCxMDE = 0x61	Gain = 128, <sup>5</sup> ±9.375 mV, ADCxMDE = 0x69	Gain = 128, <sup>5, 6</sup> ±3.98 mV, ADCxMDE = 0x71
3.53	On/Sinc3	0x8E7C	0.067	0.064	0.073	0.055	0.058	0.052
30	Off/Sinc3	0x007E	0.202	0.2	0.196	0.16	0.174	0.155
50	Off/Sinc3	0x007D	0.24	0.24	0.25	0.21	0.21	0.2
100	Off/Sinc3	0x004D	0.35	0.32	0.36	0.27	0.31	0.25
488	Off/Sinc4	0x100F	0.7	0.67	0.71	0.58	0.62	0.57
976	Off/Sinc4	0x1007	0.99	0.91	1.01	0.74	0.83	0.7
1953	Off/Sinc4	0x1003	1.78	1.3	1.48	1.15	1.25	1.0
3906	Off/Sinc4	0x1001	6.44	2.68	3.59	1.4	2.2	1.4

<sup>1</sup> ADCxMDE = 0x49 sets the PGA for a gain of 16 with a modulator gain of 2. The modulator gain of 2 is implemented by adjusting the sampling capacitors into the modulator. ADCxMDE = 0x51 sets the PGA for a gain of 32 with the modulator gain off. ADCxMDE = 0x49 has slightly higher noise but supports a wider input range.

<sup>2</sup> If AVDD < 2.0 V and ADCxMDE = 0x51, the input range is ±17.5 mV.

<sup>3</sup> ADCxMDE = 0x59 sets the PGA for a gain of 32 with a modulator gain of 2. The modulator gain of 2 is implemented by adjusting the sampling capacitors into the modulator. ADCxMDE = 0x61 sets the PGA for a gain of 64 with the modulator gain off. ADCxMDE = 0x59 has slightly higher noise but supports a wider input range.

<sup>4</sup> If AVDD < 2.0 V and ADCxMDE = 0x61, the input range is ±8.715 mV.

<sup>5</sup> ADCxMDE = 0x69 sets the PGA for a gain of 64 with a modulator gain of 2. The modulator gain of 2 is implemented by adjusting the sampling capacitors into the modulator. ADCxMDE = 0x71 sets the PGA for a gain of 128 with the modulator gain off. ADCxMDE = 0x69 has slightly higher noise but supports a wider input range.

<sup>6</sup> If AVDD < 2.0 V and ADCxMDE = 0x71, the input range is ±3.828 mV.

Table 4. Typical Output RMS Noise Effective Number of Bits in Normal Mode, Internal Reference (1.2 V), Gain = 1, 2, 4, 8, and 16

Update Rate (Hz)	Chop/Sinc	Effective Number of Bits (ENOB) by Input Voltage Range and Gain <sup>1</sup>				
		Gain = 1, ±V <sub>REF</sub> , ADCxMDE = 0x01	Gain = 2, ±500 mV, ADCxMDE = 0x11	Gain = 4, ±250 mV, ADCxMDE = 0x21	Gain = 8, ±125 mV, ADCxMDE = 0x31	Gain = 16, ±62.5 mV, ADCxMDE = 0x41
3.53	On/Sinc3	21.1 (18.4 p-p)	21.1 (18.4 p-p)	21.1 (18.3 p-p)	20.8 (18.1 p-p)	20.7 (18.0 p-p)
30	Off/Sinc3	20.1 (17.4 p-p)	19.5 (16.8 p-p)	19.6 (16.9 p-p)	19.4 (16.6 p-p)	19.1 (16.4 p-p)
50	Off/Sinc3	19.3 (16.6 p-p)	19.25 (16.5 p-p)	19.2 (16.5 p-p)	19.0 (16.3 p-p)	18.7 (16.0 p-p)
100	Off/Sinc3	18.7 (16.0 p-p)	18.66 (15.9 p-p)	18.75 (16.0 p-p)	18.6 (15.9 p-p)	18.3 (15.6 p-p)
488	Off/Sinc4	17.9 (15.2 p-p)	17.7 (15.0 p-p)	17.8 (15.1 p-p)	17.55 (14.8 p-p)	17.3 (14.5 p-p)
976	Off/Sinc4	17.4 (14.7 p-p)	17.2 (14.5 p-p)	17.2 (14.5 p-p)	17.2 (14.4 p-p)	16.8 (14.1 p-p)
1953	Off/Sinc4	16.9 (14.2 p-p)	16.6 (13.9 p-p)	16.7 (14.0 p-p)	16.55 (13.8 p-p)	16.3 (13.6 p-p)
3906	Off/Sinc4	15.1 (12.4 p-p)	14.8 (12.0 p-p)	14.9 (12.2 p-p)	14.8 (12.1 p-p)	14.6 (11.9 p-p)

<sup>1</sup> RMS bits are calculated as follows:  $\log_2 ((2 \times \text{Input Range})/\text{RMS Noise})$ ; peak-to-peak (p-p) bits are calculated as follows:  $\log_2 ((2 \times \text{Input Range})/(6.6 \times \text{RMS Noise}))$ .

Table 5. Typical Output RMS Noise Effective Number of Bits in Normal Mode, Internal Reference (1.2 V), Gain = 32, 64, and 128

Update Rate (Hz)	Chop/Sinc	Effective Number of Bits (ENOB) by Input Voltage Range and Gain <sup>1</sup>					
		Gain = 32, ±37.5 mV, ADCxMDE = 0x49	Gain = 32, ±22.18 mV, ADCxMDE = 0x51	Gain = 64, ±18.75 mV, ADCxMDE = 0x59	Gain = 64, ±10.3125 mV, ADCxMDE = 0x61	Gain = 128, ±9.375 mV, ADCxMDE = 0x69	Gain = 128, ±3.98 mV, ADCxMDE = 0x71
3.53	On/Sinc3	19.8 (17.1 p-p)	19.4 (16.7 p-p)	18.7 (16.0 p-p)	18.5 (15.8 p-p)	18.0 (15.3 p-p)	17.2 (14.5 p-p)
30	Off/Sinc3	18.2 (15.5 p-p)	17.75 (15.0 p-p)	17.3 (14.6 p-p)	17.0 (14.25 p-p)	16.45 (13.7 p-p)	15.6 (12.9 p-p)
50	Off/Sinc3	18.0 (15.2 p-p)	17.5 (14.8 p-p)	16.93 (14.2 p-p)	16.6 (13.86 p-p)	16.2 (13.5 p-p)	15.3 (12.55 p-p)
100	Off/Sinc3	17.4 (14.7 p-p)	17.1 (14.35 p-p)	16.4 (13.7 p-p)	16.2 (13.5 p-p)	15.6 (12.9 p-p)	15.0 (12.2 p-p)
488	Off/Sinc4	16.4 (13.7 p-p)	16.0 (13.3 p-p)	15.4 (12.7 p-p)	15.1 (12.4 p-p)	14.6 (11.9 p-p)	13.8 (11.0 p-p)
976	Off/Sinc4	15.9 (13.2 p-p)	15.6 (12.85 p-p)	14.91 (12.2 p-p)	14.8 (12.0 p-p)	14.2 (11.5 p-p)	13.4 (10.75 p-p)
1953	Off/Sinc4	15.1 (12.4 p-p)	15.05 (12.3 p-p)	14.4 (11.6 p-p)	14.1 (11.4 p-p)	13.6 (10.9 p-p)	13.0 (10.2 p-p)
3906	Off/Sinc4	13.2 (10.5 p-p)	14.0 (11.3 p-p)	13.1 (10.4 p-p)	13.8 (11.1 p-p)	12.8 (10.1 p-p)	12.5 (9.75 p-p)

<sup>1</sup> RMS bits are calculated as follows:  $\log_2 ((2 \times \text{Input Range})/\text{RMS Noise})$ ; peak-to-peak (p-p) bits are calculated as follows:  $\log_2 ((2 \times \text{Input Range})/(6.6 \times \text{RMS Noise}))$ .

**External Reference (2.5 V)**

Table 6 through Table 9 provide rms noise specifications for ADC0 and ADC1 using the external reference (2.5 V). Table 6 and Table 7 list the rms noise for both ADCs with various gain and output update rate values. Table 8 and Table 9 list the typical output rms noise effective number of bits (ENOB) in normal mode for both ADCs with various gain and output update rate values. (Peak-to-peak ENOB is shown in parentheses.) These results are taken with the input buffers off.

**Table 6. RMS Noise vs. Gain and Output Update Rate, External Reference (2.5 V), Gain = 1, 2, 4, 8, and 16**

Update Rate (Hz)	Chop/Sinc	ADCFLT Register Value	RMS Noise (μV)				
			Gain = 1, ±V <sub>REF</sub> , ADCxMDE = 0x01	Gain = 2, ±500 mV, ADCxMDE = 0x11	Gain = 4, ±250 mV, ADCxMDE = 0x21	Gain = 8, ±125 mV, ADCxMDE = 0x31	Gain = 16, ±62.5 mV, ADCxMDE = 0x41
3.53	On/Sinc3	0x8E7C	1.1	0.5	0.27	0.17	0.088
30	Off/Sinc3	0x007E	3	1.4	0.85	0.44	0.27
50	Off/Sinc3	0x007D	3.9	2.2	0.92	0.46	0.3
100	Off/Sinc3	0x004D	5.2	2.8	1.25	0.63	0.38
488	Off/Sinc4	0x100F	9.3	5.0	2.5	1.2	0.75
976	Off/Sinc4	0x1007	12.5	7	3.5	1.75	1.2
1953	Off/Sinc4	0x1003	20.0	10	5.7	2.6	1.71
3906	Off/Sinc4	0x1001	140.0	70.0	35.0	17.2	8.9

**Table 7. RMS Noise vs. Gain and Output Update Rate, External Reference (2.5 V), Gain = 32, 64, and 128**

Update Rate (Hz)	Chop/Sinc	ADCFLT Register Value	RMS Noise (μV)					
			Gain = 32, <sup>1</sup> ±62.5 mV, ADCxMDE = 0x49	Gain = 32, <sup>1,2</sup> ±22.18 mV, ADCxMDE = 0x51	Gain = 64, <sup>3</sup> ±22.18 mV, ADCxMDE = 0x59	Gain = 64, <sup>3,4</sup> ±10.3125 mV, ADCxMDE = 0x61	Gain = 128, <sup>5</sup> ±10.3125 mV, ADCxMDE = 0x69	Gain = 128, <sup>5,6</sup> ±3.98 mV, ADCxMDE = 0x71
3.53	On/Sinc3	0x8E7C	0.076	0.07	0.088	0.06	0.068	0.058
30	Off/Sinc3	0x007E	0.21	0.22	0.21	0.19	0.175	0.17
50	Off/Sinc3	0x007D	0.265	0.21	0.27	0.2	0.225	0.19
100	Off/Sinc3	0x004D	0.37	0.32	0.366	0.28	0.32	0.26
488	Off/Sinc4	0x100F	0.73	0.7	0.73	0.57	0.64	0.5
976	Off/Sinc4	0x1007	1.1	0.83	1.01	0.77	0.89	0.75
1953	Off/Sinc4	0x1003	2.05	1.3	1.6	1.24	1.3	1.1
3906	Off/Sinc4	0x1001	9.4	4.8	5.1	2.65	3.2	1.88

<sup>1</sup> ADCxMDE = 0x49 sets the PGA for a gain of 16 with a modulator gain of 2. The modulator gain of 2 is implemented by adjusting the sampling capacitors into the modulator. ADCxMDE = 0x51 sets the PGA for a gain of 32 with the modulator gain off. ADCxMDE = 0x49 has slightly higher noise but supports a wider input range.

<sup>2</sup> If AVDD < 2.0 V and ADCxMDE = 0x51, the input range is ±17.5 mV.

<sup>3</sup> ADCxMDE = 0x59 sets the PGA for a gain of 32 with a modulator gain of 2. The modulator gain of 2 is implemented by adjusting the sampling capacitors into the modulator. ADCxMDE = 0x61 sets the PGA for a gain of 64 with the modulator gain off. ADCxMDE = 0x59 has slightly higher noise but supports a wider input range.

<sup>4</sup> If AVDD < 2.0 V and ADCxMDE = 0x61, the input range is ±8.715 mV.

<sup>5</sup> ADCxMDE = 0x69 sets the PGA for a gain of 64 with a modulator gain of 2. The modulator gain of 2 is implemented by adjusting the sampling capacitors into the modulator. ADCxMDE = 0x71 sets the PGA for a gain of 128 with the modulator gain off. ADCxMDE = 0x69 has slightly higher noise but supports a wider input range.

<sup>6</sup> If AVDD < 2.0 V and ADCxMDE = 0x71, the input range is ±3.828 mV.

Table 8. Typical Output RMS Noise Effective Number of Bits in Normal Mode, External Reference (2.5 V), Gain = 1, 2, 4, 8, and 16

Update Rate (Hz)	Chop/Sinc	Effective Number of Bits (ENOB) by Input Voltage Range and Gain <sup>1</sup>				
		Gain = 1, ±V <sub>REF</sub> , ADCxMDE = 0x01	Gain = 2, ±500 mV, ADCxMDE = 0x11	Gain = 4, ±250 mV, ADCxMDE = 0x21	Gain = 8, ±125 mV, ADCxMDE = 0x31	Gain = 16, ±62.5 mV, ADCxMDE = 0x41
3.53	On/Sinc3	22.1 (19.4 p-p)	20.9 (18.2 p-p)	20.8 (18.1 p-p)	20.5 (17.7 p-p)	20.43 (17.7 p-p)
30	Off/Sinc3	20.7 (18.0 p-p)	19.4 (16.7 p-p)	19.2 (16.4 p-p)	19.1 (16.4 p-p)	18.82 (16.1 p-p)
50	Off/Sinc3	20.3 (17.6 p-p)	18.8 (16.1 p-p)	19.05 (16.3 p-p)	19.05 (16.3 p-p)	18.66 (15.9 p-p)
100	Off/Sinc3	19.9 (17.2 p-p)	18.4 (15.7 p-p)	18.6 (15.9 p-p)	18.6 (15.9 p-p)	18.32 (15.6 p-p)
488	Off/Sinc4	19.0 (16.3 p-p)	17.6 (14.9 p-p)	17.6 (14.9 p-p)	17.7 (14.9 p-p)	17.34 (14.6 p-p)
976	Off/Sinc4	18.6 (15.9 p-p)	17.1 (14.4 p-p)	17.1 (14.4 p-p)	17.1 (14.4 p-p)	16.66 (13.9 p-p)
1953	Off/Sinc4	17.9 (15.2 p-p)	16.6 (13.9 p-p)	16.4 (13.7 p-p)	16.55 (13.8 p-p)	16.15 (13.4 p-p)
3906	Off/Sinc4	15.1 (12.4 p-p)	13.8 (11.1 p-p)	13.8 (11.1 p-p)	13.8 (11.1 p-p)	13.77 (11.05 p-p)

<sup>1</sup> RMS bits are calculated as follows:  $\log_2 ((2 \times \text{Input Range})/\text{RMS Noise})$ ; peak-to-peak (p-p) bits are calculated as follows:  $\log_2 ((2 \times \text{Input Range})/(6.6 \times \text{RMS Noise}))$ .

Table 9. Typical Output RMS Noise Effective Number of Bits in Normal Mode, External Reference (2.5 V), Gain = 32, 64, and 128

Update Rate (Hz)	Chop/Sinc	Effective Number of Bits (ENOB) by Input Voltage Range and Gain <sup>1</sup>					
		Gain = 32, ±62.5 mV, ADCxMDE = 0x49	Gain = 32, ±22.18 mV, ADCxMDE = 0x51	Gain = 64, ±22.18 mV, ADCxMDE = 0x59	Gain = 64, ±10.3125 mV, ADCxMDE = 0x61	Gain = 128, ±10.3125 mV, ADCxMDE = 0x69	Gain = 128, ±3.98 mV, ADCxMDE = 0x71
3.53	On/Sinc3	19.6 (16.9 p-p)	19.3 (16.55 p-p)	18.4 (15.7 p-p)	18.4 (15.7 p-p)	17.8 (15.1 p-p)	17.1 (14.3 p-p)
30	Off/Sinc3	18.2 (15.5 p-p)	17.6 (14.9 p-p)	17.2 (14.5 p-p)	16.7 (14.0 p-p)	16.4 (13.7 p-p)	15.5 (12.8 p-p)
50	Off/Sinc3	17.8 (15.1 p-p)	17.7 (15.0 p-p)	16.8 (14.1 p-p)	16.65 (13.9 p-p)	16.1 (13.4 p-p)	15.35 (12.6 p-p)
100	Off/Sinc3	17.4 (14.6 p-p)	17.1 (14.35 p-p)	16.4 (13.7 p-p)	16.2 (13.4 p-p)	15.6 (12.85 p-p)	14.9 (12.2 p-p)
488	Off/Sinc4	16.4 (13.7 p-p)	16.0 (13.2 p-p)	15.4 (12.7 p-p)	15.1 (12.4 p-p)	14.6 (11.85 p-p)	14.0 (11.2 p-p)
976	Off/Sinc4	15.8 (13.1 p-p)	15.7 (13.0 p-p)	14.9 (12.2 p-p)	14.7 (12.0 p-p)	14.1 (11.4 p-p)	13.4 (10.6 p-p)
1953	Off/Sinc4	14.9 (12.1 p-p)	15.1 (12.3 p-p)	14.25 (11.5 p-p)	14.0 (11.3 p-p)	13.55 (10.8 p-p)	12.8 (10.1 p-p)
3906	Off/Sinc4	12.7 (10.0 p-p)	13.2 (10.4 p-p)	12.6 (9.9 p-p)	12.9 (10.2 p-p)	12.25 (9.5 p-p)	12.0 (9.3 p-p)

<sup>1</sup> RMS bits are calculated as follows:  $\log_2 ((2 \times \text{Input Range})/\text{RMS Noise})$ ; peak-to-peak (p-p) bits are calculated as follows:  $\log_2 ((2 \times \text{Input Range})/(6.6 \times \text{RMS Noise}))$ .

## I<sup>2</sup>C TIMING SPECIFICATIONS

The capacitive load for each I<sup>2</sup>C bus line ( $C_B$ ) is 400 pF maximum as per the I<sup>2</sup>C bus specifications. I<sup>2</sup>C timing is guaranteed by design, but is not production tested.

**Table 10. I<sup>2</sup>C Timing in Fast Mode (400 kHz)**

Parameter	Description	Min	Max	Unit
$t_L$	Serial clock (SCL) low pulse width	1300		ns
$t_H$	SCL high pulse width	600		ns
$t_{SHD}$	Start condition hold time	600		ns
$t_{DSU}$	Data setup time	100		ns
$t_{DHD}$	Data hold time	0		ns
$t_{RSU}$	Setup time for repeated start	600		ns
$t_{PSU}$	Stop condition setup time	600		ns
$t_{BUF}$	Bus free time between a stop condition and a start condition	1.3		$\mu$ s
$t_R$	Rise time for both SCL and serial data (SDA)	$20 + 0.1 C_B$	300	ns
$t_F$	Fall time for both SCL and SDA	$20 + 0.1 C_B$	300	ns
$t_{SUP}$	Pulse width of suppressed spike	0	50	ns

**Table 11. I<sup>2</sup>C Timing in Standard Mode (100 kHz)**

Parameter	Description	Min	Max	Unit
$t_L$	SCL low pulse width	4.7		$\mu$ s
$t_H$	SCL high pulse width	4.0		ns
$t_{SHD}$	Start condition hold time	4.7		$\mu$ s
$t_{DSU}$	Data setup time	250		ns
$t_{DHD}$	Data hold time	0		$\mu$ s
$t_{RSU}$	Setup time for repeated start	4.0		$\mu$ s
$t_{PSU}$	Stop condition setup time	4.0		$\mu$ s
$t_{BUF}$	Bus free time between a stop condition and a start condition	4.7		$\mu$ s
$t_R$	Rise time for both SCL and SDA		1	$\mu$ s
$t_F$	Fall time for both SCL and SDA		300	ns




Figure 3. I<sup>2</sup>C-Compatible Interface Timing

09743-002

## SPI TIMING SPECIFICATIONS

Table 12. SPI Master Mode Timing

Parameter	Description	Min	Typ	Max	Unit
$t_{SL}$	SCLK low pulse width <sup>1</sup>		$(SPIDIV + 1) \times t_{UCLK}$		ns
$t_{SH}$	SCLK high pulse width <sup>1</sup>		$(SPIDIV + 1) \times t_{UCLK}$		ns
$t_{DAV}$	Data output valid after SCLK edge		0	35.5	ns
$t_{DOSU}$	Data output setup time before SCLK edge <sup>1</sup>	$(SPIDIV + 1) \times t_{UCLK}$			ns
$t_{DSU}$	Data input setup time before SCLK edge	58.7			ns
$t_{DHD}$	Data input hold time after SCLK edge	16			ns
$t_{DF}$	Data output fall time		12	35.5	ns
$t_{DR}$	Data output rise time		12	35.5	ns
$t_{SR}$	SCLK rise time		12	35.5	ns
$t_{SF}$	SCLK fall time		12	35.5	ns

<sup>1</sup>  $t_{UCLK} = 62.5$  ns. It corresponds to the internal 16 MHz clock before the clock divider.




Figure 4. SPI Master Mode Timing (Phase Mode = 1)




Figure 5. SPI Master Mode Timing (Phase Mode = 0)

Table 13. SPI Slave Mode Timing

Parameter	Description	Min	Typ	Max	Unit
$t_{\overline{CS}}$	$\overline{CS}$ to SCLK edge	62.5			ns
$t_{SL}$	SCLK low pulse width <sup>1</sup>		$(SPIDIV + 1) \times t_{UCLK}$		ns
$t_{SH}$	SCLK high pulse width <sup>1</sup>	62.5	$(SPIDIV + 1) \times t_{UCLK}$		ns
$t_{DAV}$	Data output valid after SCLK edge			49.1	ns
$t_{DSU}$	Data input setup time before SCLK edge	20.2			ns
$t_{DHD}$	Data input hold time after SCLK edge	10.1			ns
$t_{DF}$	Data output fall time		12	35.5	ns
$t_{DR}$	Data output rise time		12	35.5	ns
$t_{SR}$	SCLK rise time		12	35.5	ns
$t_{SF}$	SCLK fall time		12	35.5	ns
$t_{DOCS}$	Data output valid after $\overline{CS}$ edge			25	ns
$t_{SFS}$	$\overline{CS}$ high after SCLK edge	0			ns

<sup>1</sup>  $t_{UCLK} = 62.5$  ns. It corresponds to the internal 16 MHz clock before the clock divider.




Figure 6. SPI Slave Mode Timing (Phase Mode = 1)




Figure 7. SPI Slave Mode Timing (Phase Mode = 0)

## ABSOLUTE MAXIMUM RATINGS

Table 14.

Parameter	Rating
AVDD to AGND	−0.3 V to +3.96 V
IOVDD to DGND	−0.3 V to +3.96 V
AGND to DGND	−0.3 V to +0.3 V
AVDD to DVDD	−0.3 V to +0.3 V
Digital Input Voltage to DGND	−0.3 V to +3.96 V
Digital Output Voltage to DGND	−0.3 V to +3.96 V
Analog Inputs to AGND	−0.3 V to +3.96 V
Operating Temperature Range	−40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
ESD Rating, All Pins	
Human Body Model (HBM)	±2 kV
Field-Induced Charged Device Model (FICDM)	±1 kV
Peak Solder Reflow Temperature	
SnPb Assemblies (10 sec to 30 sec)	240°C
Pb-Free Assemblies (20 sec to 40 sec)	260°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

$\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 15. Thermal Resistance

Package Type	$\theta_{JA}$	Unit
48-Lead LFCSP_WQ	27	°C/W


## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.



## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



## NOTES

1. THE LFCSP HAS AN EXPOSED PAD THAT MUST BE SOLDERED TO A METAL PLATE ON THE PCB FOR MECHANICAL REASONS AND TO DGND.

09743-007

Figure 8. Pin Configuration

Table 16. Pin Function Descriptions


Pin No.	Mnemonic	Description
1	RESET	Reset Pin, Active Low Input. An internal pull-up is provided.
2	P2.1/SDA/UARTDCD	General-Purpose Input/Output P2.1/I <sup>2</sup> C Serial Data Pin/UART Data Carrier Detect Pin.
3	P2.2/BM	General-Purpose Input/Output P2.2/Boot Mode Input Select Pin. When this pin is held low during and for a short time after any reset sequence, the part enters UART download mode.
4	XTALO	External Crystal Oscillator Output Pin. Optional 32.768 kHz source for real-time clock.
5	XTALI	External Crystal Oscillator Input Pin. Optional 32.768 kHz source for real-time clock.
6	IOVDD	Digital System Supply Pin. This pin must be connected to DGND via a 0.1 $\mu$ F capacitor.
7	DVDD_REG	This pin must be connected to DGND via a 470 nF capacitor and to Pin 18, AVDD_REG.
8	AIN0	ADC Analog Input 0. This pin can be configured as a positive or negative input to either ADC in differential or single-ended mode.
9	AIN1	ADC Analog Input 1. This pin can be configured as a positive or negative input to either ADC in differential or single-ended mode.
10	AIN2	ADC Analog Input 2. This pin can be configured as a positive or negative input to either ADC in differential or single-ended mode.
11	AIN3	ADC Analog Input 3. This pin can be configured as a positive or negative input to either ADC in differential or single-ended mode.
12	AIN4/IEXC	ADC Analog Input 4/Excitation Current Source. This pin can be configured as a positive or negative input to either ADC in differential or single-ended mode (AIN4). This pin can also be configured as the output pin for Excitation Current Source 0 or Excitation Current Source 1 (IEXC).
13	GND_SW	Sensor Power Switch to Analog Ground Reference.

Pin No.	Mnemonic	Description
14	VREF+	External Reference Positive Input. An external reference can be applied between the VREF+ and VREF– pins.
15	VREF–	External Reference Negative Input. An external reference can be applied between the VREF+ and VREF– pins.
16	AGND	Analog System Ground Reference Pin.
17	AVDD	Analog System Supply Pin. This pin must be connected to AGND via a 0.1 $\mu$ F capacitor.
18	AVDD_REG	Internal Analog Regulator Supply Output. This pin must be connected to AGND via a 470 nF capacitor and to Pin 7, DVDD_REG.
19	DAC	DAC Voltage Output.
20	INT_REF	Internal Reference. This pin must be connected to ground via a 470 nF decoupling capacitor.
21	IREF	Optional Reference Current Resistor Connection for the Excitation Current Sources. The reference current used for the excitation current sources is set by a low drift (5 ppm/°C) external resistor connected to this pin.
22	AIN5/IEXC	ADC Analog Input 5/Excitation Current Source. This pin can be configured as a positive or negative input to either ADC in differential or single-ended mode (AIN5). This pin can also be configured as the output pin for Excitation Current Source 0 or Excitation Current Source 1 (IEXC).
23	AIN6/IEXC	ADC Analog Input 6/Excitation Current Source. This pin can be configured as a positive or negative input to either ADC in differential or single-ended mode (AIN6). This pin can also be configured as the output pin for Excitation Current Source 0 or Excitation Current Source 1 (IEXC).
24	AIN7/VBIAS0/IEXC/EXTREF2IN+	ADC Analog Input 7/Bias Voltage Output/Excitation Current Source/External Reference 2 Positive Input. This pin can be configured as a positive or negative input to either ADC in differential or single-ended mode (AIN7). This pin can also be configured as an analog output pin to generate a bias voltage, VBIAS0 of AVDD_REG/2 (VBIAS0); as the output pin for Excitation Current Source 0 or Excitation Current Source 1 (IEXC); or as the positive input for External Reference 2 (EXTREF2IN+).
25	AIN8/EXTREF2IN–	ADC Analog Input 8/External Reference 2 Negative Input. This pin can be configured as a positive or negative input to either ADC in differential or single-ended mode (AIN8). This pin can also be configured as the negative input for External Reference 2 (EXTREF2IN–).
26	AIN9/DACBUFF+	ADC Analog Input 9/Noninverting Input to the DAC Output Buffer. This pin can be configured as a positive or negative input to either ADC in differential or single-ended mode (AIN9). This pin can also be configured as the noninverting input to the DAC output buffer when the DAC is configured for NPN mode (DACBUFF+).
27	AIN10	ADC Analog Input 10. This pin can be configured as a positive or negative input to either ADC in differential or single-ended mode.
28	AIN11/VBIAS1	ADC Analog Input 11/Bias Voltage Output. This pin can be configured as a positive or negative input to either ADC in differential or single-ended mode (AIN11). This pin can also be configured as an analog output pin to generate a bias voltage, VBIAS1 of AVDD_REG/2 (VBIAS1).
29	P0.0/MISO1	General-Purpose Input/Output P0.0/SPI1 Master Input, Slave Output Pin.
30	P0.1/SCLK1/SCL/SIN	General-Purpose Input/Output P0.1/SPI1 Serial Clock Pin/I <sup>2</sup> C Serial Clock Pin/UART Serial Input (Data Input for the UART Downloader).
31	P0.2/MOSI1/SDA/SOUT	General-Purpose Input/Output P0.2/SPI1 Master Output, Slave Input Pin/I <sup>2</sup> C Serial Data Pin/UART Serial Output (Data Output for the UART Downloader).
32	P0.3/IRQ0/ $\overline{CS1}$	General-Purpose Input/Output P0.3/External Interrupt Request 0/SPI1 Chip Select Pin (Active Low).
33	P0.4/RTS/ECLKO	General-Purpose Input/Output P0.4/UART Request-to-Send Signal/External Clock Output Pin for Test Purposes.
34	P0.5/CTS/IRQ1	General-Purpose Input/Output P0.5/UART Clear-to-Send Signal/External Interrupt Request 1.
35	P0.6/IRQ2/SIN	General-Purpose Input/Output P0.6/External Interrupt Request 2/UART Serial Input. Not used by UART downloader.
36	P0.7/POR/SOUT	General-Purpose Input/Output P0.7/Power-On Reset Pin (Active High)/UART Serial Output. Not used by UART downloader.
37	IOVDD	Digital System Supply Pin. This pin must be connected to DGND via a 0.1 $\mu$ F capacitor.
38	P1.0/IRQ3/PWMSYNC/EXTCLK	General-Purpose Input/Output P1.0/External Interrupt Request 3/PWM External Synchronization Input/External Clock Input Pin.
39	P1.1/IRQ4/PWMTRIP/DTR	General-Purpose Input/Output P1.1/External Interrupt Request 4/PWM External Trip Input/UART Data Terminal Ready Pin.
40	P1.2/PWM0/RI	General-Purpose Input/Output P1.2/PWM0 Output/UART Ring Indicator Pin.
41	P1.3/PWM1/DSR	General-Purpose Input/Output P1.3/PWM1 Output/UART Data Set Ready Pin.
42	P1.4/PWM2/MISO0	General-Purpose Input/Output P1.4/PWM2 Output/SPI0 Master Input, Slave Output Pin.

Pin No.	Mnemonic	Description
43	P1.5/IRQ5/PWM3/SCLK0	General-Purpose Input/Output P1.5/External Interrupt Request 5/PWM3 Output/SPI0 Serial Clock Pin.
44	P1.6/IRQ6/PWM4/MOSIO	General-Purpose Input/Output P1.6/External Interrupt Request 6/PWM4 Output/SPI0 Master Output, Slave Input Pin.
45	P1.7/IRQ7/PWM5/ $\overline{CS0}$	General-Purpose Input/Output P1.7/External Interrupt Request 7/PWM5 Output/SPI0 Chip Select Pin (Active Low).
46	P2.0/SCL/UARTCLK	General-Purpose Input/Output P2.0/I <sup>2</sup> C Serial Clock Pin/Input Clock Pin for UART Block Only.
47	SWCLK	Serial Wire Debug Clock Input Pin.
48	SWDIO	Serial Wire Debug Data Input/Output Pin.
	EP	Exposed Pad. The LFCSP has an exposed pad that must be soldered to a metal plate on the PCB for mechanical reasons and to DGND.


## TYPICAL SYSTEM CONFIGURATION

Figure 15 shows a typical [ADuCM360/ADuCM361](#) configuration. This figure illustrates some of the hardware considerations. The bottom of the LFCSP package has an exposed pad that must be soldered to a metal plate on the PCB for mechanical reasons and to DGND. The metal plate of the PCB can be connected to ground. The 0.47  $\mu\text{F}$  capacitor on the AVDD\_REG and DVDD\_REG pins should be placed as close to the pins as possible. In noisy environments, an additional 1 nF capacitor can be added to IOVDD and AVDD.



*Figure 15. Typical System Configuration*

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-WKKD.

Figure 16. 48-Lead Lead Frame Chip Scale Package [LFCSP\_WQ]  
 7 mm × 7 mm Body, Very Very Thin Quad  
 (CP-48-4)  
 Dimensions shown in millimeters

112408-B

## ORDERING GUIDE

Model <sup>1</sup>	ADCs	Flash/SRAM	Temperature Range	Package Description	Package Option	Ordering Quantity
ADuCM360BCPZ128	Dual 24-Bit	128 kB/8 kB	−40°C to +125°C	48-Lead LFCSP_WQ	CP-48-4	750
ADuCM360BCPZ128-R7	Dual 24-Bit	128 kB/8 kB	−40°C to +125°C	48-Lead LFCSP_WQ	CP-48-4	
ADuCM361BCPZ128	Single 24-Bit	128 kB/8 kB	−40°C to +125°C	48-Lead LFCSP_WQ	CP-48-4	
ADuCM361BCPZ128-R7	Single 24-Bit	128 kB/8 kB	−40°C to +125°C	48-Lead LFCSP_WQ	CP-48-4	750
EVAL-ADuCM360QSPZ				ADuCM360 QuickStart Plus Development System		

<sup>1</sup> Z = RoHS Compliant Part.I<sup>2</sup>C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).