

Welcome to E-XFL.COM

Understanding <u>Embedded - Microcontroller,</u> <u>Microprocessor, FPGA Modules</u>

Embedded - Microcontroller, Microprocessor, and FPGA Modules are fundamental components in modern electronic systems, offering a wide range of functionalities and capabilities. Microcontrollers are compact integrated circuits designed to execute specific control tasks within an embedded system. They typically include a processor, memory, and input/output peripherals on a single chip. Microprocessors, on the other hand, are more powerful processing units used in complex computing tasks, often requiring external memory and peripherals. FPGAs (Field Programmable Gate Arrays) are highly flexible devices that can be configured by the user to perform specific logic functions, making them invaluable in applications requiring customization and adaptability.

Applications of Embedded - Microcontroller,

#### Details

E·XF

Details	
Product Status	Active
Module/Board Type	MPU Core
Core Processor	ARM® Cortex®-A8, AM3358
Co-Processor	NEON™ SIMD
Speed	1GHz
Flash Size	-
RAM Size	512MB
Connector Type	400-BGA
Size / Dimension	1.06" x 1.06" (27.0mm x 27.0mm)
Operating Temperature	-40°C ~ 85°C
Purchase URL	https://www.e-xfl.com/product-detail/octavo-systems/osd3358-512m-ind

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





# Table of Contents

1	I	Revi	ision H	History	3
2	I	Bloc	k Diag	gram	
	2.1	1	Passiv	ves	5
3	I	Proc	luct N	lumber Information	7
4	I	Refe	erence	e Documents	
	4.1	1	Data	Sheets	9
	4.7	2	Other	r Reference	9
5	I	Ball	Map.		9
	5.1	1	Ball D	Description	15
	5.2	2	AM33	5x Relocated Signals	
	5.3	3	Not C	Connected Balls	
	5.4	4	Reser	rved Signals	
6	1	AM3	35x Pr	rocessor	
	6.1	1	DDR3	Memory	
7	I	Pow	er Mai	nagement	21
	7.1	1	Input	Power	21
	-	7.1.	1 V	/IN_AC	21
	-	7.1.	2 V	/IN_USB	21
	-	7.1.	3 V	/IN_BAT	21
	7.2	2	Outpu	ut Power	21
	-	7.2.	1 S	SYS_VOUT: Switched VIN_AC, VIN_USB, or VIN_BAT	21
	-	7.2.	2 S	SYS_VDD1_3P3V	21
	-	7.2.	3 S	SYS_VDD2_3P3V	21
	-	7.2.	4 S	SYS_RTC_1P8V	
	-	7.2.	5 S	SYS_VDD_1P8V	
	-	7.2.	6 S	SYS_ADC_1P8V	
	7.3	3	Interr	nal Power	
	-	7.3.	1 V	VDDSHV_3P3V	
	-	7.3.	2 V	/DDS_DDR	





	7.3.	3 VDD_MPU	22
	7.3.	4 VDD_CORE	22
	7.3.	5 VDDS_PLL	22
	7.4	Total Current Consideration	23
	7.5	Control and Status	24
8	Elec	trical & Thermal Characteristics	25
9	Pac	kaging Information	26
	9.1	Mechanical Dimensions	26
	9.2	Reflow Instructions	27
	9.3	Storage Recommendations	27





3

## 1 Revision History

Revision Number	Revision Date	Changes	Author
1	5/6/2016	Initial Release	Greg Sheridan, Kevin Troy
2	5/15/2016	Updated Misprint on ADC Specs on first page	Greg Sheridan
3	5/19/2016	Added Information on the MSL Rating	Greg Sheridan
4	6/12/16	Added reference to TI Handling Recommendations to Handling Section. Fixed Link	Greg Sheridan
5	12/5/16	Updated Electrical Characteristics add Thermal information. Also changed operating temperature from junction to case	Neeraj Dantu, Greg Sheridan
6	2/15/17	Updated Max Current and Voltage in Output Power and Electrical & Thermal Characterization Sections	Neeraj Dantu





## 2 Block Diagram

The OSD335x family of devices consist of 4 main components serving 3 different functions. The main processor is a Texas Instruments Sitara<sup>™</sup> AM335x ARM® Cortex®-A8. The power system has 2 devices from Texas Instruments, the TPS65217C Power Management IC (PMIC) and the TL5209 LDO. The last main component is the DDR3 system memory. Figure 2.1 shows a detailed block diagram of the OSD335x and breaks out the key functions of the AM335x processor.




Figure 2.1. OSD335x Detailed Block Diagram

## OSD335x Family Rev. 6 2/15/2017




VDD_CORE	L3	TPS65217C	L3	L	2.2uH	1
VDD_MPU	L2	TPS65217C	L2	L	2.2uH	1
VDDS_DDR	L1	TPS65217C	L1	L	2.2uH	1
SYS_RTC_1P8V	PMIC_OUT_P WR_EN	TPS65217C	PWR_EN pull-up	R	10K Ohm	1
SYS_RTC_1P8V	PMIC_OUT_N WAKEUP	TPS65217C	WAKEUPN pull-up	R	10K Ohm	1
VDDSHV_3P3V	PMIC_OUT_N INT	TPS65217C	INTN pull-up	R	10K Ohm	1
VDDSHV_3P3V	PMIC_IN_I2C _SCL	TPS65217C	SCL pull-up	R	4.7K Ohm	1
VDDSHV_3P3V	PMIC_IN_I2C _SDA	TPS65217C	SDA pull-up	R	4.7K Ohm	1





## 3 Product Number Information

Figure 3.1 shows an example of an orderable product number for the OSD335X family. This section explains the different sections of the product number. It will also list the valid entries and their meaning for each designator.



Family Designator – Three letters that designate the family of device.

Processor Designator – A set of letters and numbers that designate the specific processor in the device. Table 3.1 shows the valid values for the Processor Designator.

Table 3.1. Processor Designators

Processor Designator	Processor
3358	Texas Instruments AM3358
3352	Texas Instruments AM3352

Memory Designator – A set of letters and numbers that designate the DDR3 memory size in the device. Table 3.2 shows the valid values for the Memory Designator.

Table 3.2. Memory Designator

Memory Designator	DDR Memory Size
1G	1GB DDR3
512M	512 MB DDR3
256M	256 MB DDR3





Trim Designator – A set of letters and numbers that designate a set additional features in the device. Table 3.3 shows the valid values for the Trim Designator.

Table 3.3. Trim Designator

Trim Designator	Device Options
BAS	Base Model containing the Processer, DDR Memory, PMIC, and LDO

Revision Designator – One or two letters that designate the revision of the device. An **X** in the first position of the designator shows that this device is a preproduction device.

### OSD335x Family Rev. 6 2/15/2017



Table 5.5. OSD335X Ball Map Top View (Columns U-Y)

	U	v	W	Y
20	SYS_VDD1_3P3V	SYS_VDD1_3P3V	VSS	EXTL3B
19	VSS	VSS	VSS	EXTL3A
18	GPMC_BEN1	VSS	VSS	VSS
17	GPMC_WPN	GPMC_A11	VSS	EXTL2B
16	GPMC_A09	GPMC_A08	VSS	EXTL2A
15	GPMC_A06	GPMC_A05	VSS	VSS
14	GPMC_A02	GPMC_A01	VSS	EXTL1B
13	GPMC_AD15	GPMC_AD14	VSS	EXTL1A
12	GPMC_AD11	GPMC_CLK	VSS	VSS
11	NC	NC	VSS	SYS_VDD2_3P3V
10	GPMC_AD08	NC	VSS	VSS
9	GPMC_CSN1	GPMC_CSN2	VSS	VIN_USB
8	GPMC_AD04	GPMC_AD05	VSS	VIN_USB
7	GPMC_AD00	GPMC_AD01	VSS	VSS
6	GPMC_WEN	GPMC_CSN0	VSS	VIN_AC
5	LCD_VSYNC	LCD_PCLK	VSS	VIN_AC
4	LCD_DATA11	LCD_DATA14	SYS_VOUT	SYS_VOUT
3	LCD_DATA10	LCD_DATA13	VSS	VIN_BAT
2	LCD_DATA09	LCD_DATA12	VSS	VIN_BAT
1	LCD_DATA08	VSS	BAT_TEMP	BAT_VOLT



Octavo Systems LLC Copyright 2017





#### 5.1 Ball Description

Table 5.6 lists all of the unique balls of the OSD335x and gives a brief explanation of their function. For more detail please refer to the datasheet in section 4.1 for the individual device that ball is associated with.

Table 5.6 OSD335x Ball Descriptions

Pin Name	Description
	Description
AINO	Analog Input / Output
AIN1	Analog Input / Output
AIN2	Analog Input / Output
AIN3	Analog Input / Output
AIN4	Analog Input / Output
AIN5	Analog Input
AIN6	Analog Input
AIN7	Analog Input
BAT_TEMP	TPS65217C TS Input
BAT_VOLT	TPS65217C BAT_SENSE Input
CAP_VBB_MPU	Internal Voltage Test Point
CAP_VDD_RTC	Internal Voltage Test Point, RTC Supply Voltage Input
CAP_VDD_SRAM_CORE	Internal Voltage Test Point
CAP_VDD_SRAM_MPU	Internal Voltage Test Point
ECAP0_IN_PWM0_OUT	Enhanced Capture 0 Input or PWM0 Output
EMU0	Miscellaneous Emulation Pin
EMU1	Miscellaneous Emulation Pin
EXT_WAKEUP	AM335x EXT_WAKEUP Input
EXTINTN	AM335x External Interrupt to ARM Cortex-A8
EXTL1A	RESERVED
EXTL1B	RESERVED
EXTL2A	RESERVED
EXTL2B	RESERVED
EXTL3A	RESERVED
-	
EXTL3B	RESERVED
GPMC_A00	GPMC Address
GPMC_A01	GPMC Address
GPMC_A02	GPMC Address
GPMC_A03	GPMC Address
GPMC_A04	GPMC Address
GPMC_A05	GPMC Address
GPMC_A06	GPMC Address
GPMC_A07	GPMC Address
GPMC_A08	GPMC Address
GPMC_A09	GPMC Address
GPMC_A10	GPMC Address
GPMC_A11	GPMC Address
GPMC_AD00	GPMC Address and Data
GPMC_AD01	GPMC Address and Data
GPMC_AD02	GPMC Address and Data
GPMC_AD03	GPMC Address and Data
GPMC_AD04	GPMC Address and Data
GPMC_AD05	GPMC Address and Data
GPMC_AD06	GPMC Address and Data
GPMC_AD07	GPMC Address and Data
GPMC_AD08	GPMC Address and Data
GPMC_AD09	GPMC Address and Data
GPMC_AD10	GPMC Address and Data
GPMC_AD10 GPMC_AD11	GPMC Address and Data
GPMC_AD12	GPMC Address and Data
GPMC_AD13	GPMC Address and Data
GPMC_AD14	GPMC Address and Data

## OSD335x Family Rev. 6 2/15/2017



GPMC_AD15	GPMC Address and Data
GPMC_ADVN_ALE	GPMC Address Valid / Address Latch Enable
GPMC_BEN0_CLE	GPMC Byte Enable 0 / Command Latch Enable
GPMC_BEN1	GPMC Byte Enable 1
GPMC_CLK	GPMC Clock
GPMC_CSN0	GPMC Chip Select
GPMC_CSN1	GPMC Chip Select
GPMC_CSN2	GPMC Chip Select
GPMC_CSN3	GPMC Chip Select
GPMC_OEN_REN	GPMC Output Enable / Read Enable
GPMC WAITO	GPMC Wait 0
GPMC_WEN	GPMC Write Enable
GPMC_WPN	GPMC Write Protect
I2C0_SCL	I2C Clock
12C0_SDA	I2C Data
LCD_AC_BIAS_EN	
	LCD AC Bias Enable Chip Select
LCD_DATA00	LCD Data Bus
LCD_DATA01	LCD Data Bus
LCD_DATA02	LCD Data Bus
LCD_DATA03	LCD Data Bus
LCD_DATA04	LCD Data Bus
LCD_DATA05	LCD Data Bus
LCD_DATA06	LCD Data Bus
LCD_DATA07	LCD Data Bus
LCD_DATA08	LCD Data Bus
LCD_DATA09	LCD Data Bus
LCD DATA10	LCD Data Bus
LCD_DATA11	LCD Data Bus
LCD DATA12	LCD Data Bus
LCD_DATA12	LCD Data Bus
LCD DATA14	LCD Data Bus
—	
LCD_DATA15	LCD Data Bus
LCD_HSYNC	LCD Horizontal Sync
LCD_PCLK	LCD Pixel Clock
LCD_VSYNC	LCD Vertical Sync
MCASP0_ACLKR	McASP0 Receive Bit Clock
MCASP0_ACLKX	McASP0 Transmit Bit Clock
MCASP0_AHCLKR	McASP0 Receive Master Clock
MCASP0_AHCLKX	McASP0 Transmit Master Clock
MCASP0_AXR0	McASP0 Serial Data
MCASP0_AXR1	McASP0 Serial Data
MCASP0_FSR	McASP0 Receive Frame Sync
MCASP0 FSX	McASP0 Transmit Frame Sync
MDC	MDIO Clock
MDIO	MDIO Data
MII1 COL	MI Collision
MII1_CRS	MI Corrier Sense
MII1_CK3	MI Receive Clock
MIII_RX_CLK MII1_RX_DV	MII Receive Clock MII Receive Data Valid
MII1_RX_ER	MII Receive Data Error
MII1_RXD0	MII Receive Data
MII1_RXD1	MII Receive Data
MII1_RXD2	MII Receive Data
	MII Receive Data
MII1_RXD3 MII1_TX_CLK	
MII1_RXD3 MII1_TX_CLK MII1_TX_EN	MII Receive Data
MII1_RXD3 MII1_TX_CLK	MII Receive Data MII Transmit Clock
MII1_RXD3 MII1_TX_CLK MII1_TX_EN	MII Receive Data MII Transmit Clock MII Transmit Enable
MII1_RXD3 MII1_TX_CLK MII1_TX_EN MII1_TXD0 MII1_TXD1	MII Receive Data MII Transmit Clock MII Transmit Enable MII Transmit Data
MII1_RXD3 MII1_TX_CLK MII1_TX_EN MII1_TXD0 MII1_TXD1 MII1_TXD2	MII Receive Data         MII Transmit Clock         MII Transmit Enable         MII Transmit Data         MII Transmit Data         MII Transmit Data         MII Transmit Data
MII1_RXD3 MII1_TX_CLK MII1_TX_EN MII1_TXD0 MII1_TXD1 MII1_TXD2 MII1_TXD3	MII Receive Data         MII Transmit Clock         MII Transmit Enable         MII Transmit Data
MII1_RXD3 MII1_TX_CLK MII1_TX_EN MII1_TXD0 MII1_TXD1 MII1_TXD2 MII1_TXD3 MMC0_CLK	MII Receive Data         MII Transmit Clock         MII Transmit Enable         MII Transmit Data         MMC/SD/SDIO Clock
MII1_RXD3 MII1_TX_CLK MII1_TX_EN MII1_TXD0 MII1_TXD1 MII1_TXD2 MII1_TXD3	MII Receive Data         MII Transmit Clock         MII Transmit Enable         MII Transmit Data



MMC0\_DAT1 MMC/SD/SDIO Data MMC0\_DAT2 MMC/SD/SDIO Data MMC/SD/SDIO Data MMC0 DAT3 NC No Connect OSC0 GND High Frequency Oscillator Ground OSC0\_IN High Frequency Oscillator Input High Frequency Oscillator Output OSC0\_OUT Real Time Clock Oscillator Ground OSC1\_GND OSC1\_IN Real Time Clock Oscillator Input OSC1\_OUT PMIC\_IN\_I2C\_SCL Real Time Clock Oscillator Output TPS65217C SCL Input PMIC\_IN\_I2C\_SDA TPS65217C SDA Input / Output PMIC\_IN\_PB\_IN TPS65217C PB\_IN Input TPS65217C PWR\_EN Input PMIC\_IN\_PWR\_EN PMIC\_OUT\_LDO\_PGOOD TPS65217C LDO\_PGOOD Output PMIC\_OUT\_NINT PMIC\_OUT\_NWAKEUP TPS65217C NINT Output TPS65217C NWAKEUP Output PMIC\_OUT\_PGOOD TPS65217C PGOOD Output PMIC POWER EN AM335x PMIC POWER EN Output PWRONRSTN Power On Reset Input (Active Low) RMII1\_REF\_CLK RMII Reference Clock Enable input for internal CAP\_VDD\_RTC voltage regulator (Active Low) RTC\_KALDO\_ENN RTC\_PWRONRSTN RTC Reset Input (Active Low) SPI0 CS0 SPI Chip Select SPI0\_CS1 SPI Chip Select SPI0\_D0 SPI Data SPI0\_D1 SPI Data SPI0\_SCLK SPI Clock SYS\_ADC\_1P8V Output Power Supply, Analog, 1.8VDC SYS\_RTC\_1P8V Output Power Supply, RTC Voltage Domain, 1.8VDC SYS VDD 1P8V Output Power Supply, Digital, 1.8VDC SYS\_VDD1\_3P3V Output Power Supply, Primary, 3.3VDC SYS\_VDD2\_3P3V SYS\_VOUT Output Power Supply, Secondary, 3.3VDC TPS65217C SYS Output TCK JTAG Test Clock TDI JTAG Test Data Input TDO JTAG Test Data Output TESTOUT RESERVED JTAG Test Mode Select TMS TRSTN JTAG Test Reset UART0\_CTSN UART Clear to Send UART0\_RTSN UART Request to Send UART0 RXD **UART Receive Data** UART0\_TXD UART Transmit Data UART Clear to Send UART1\_CTSN UART1\_RTSN UART Request to Send UART1\_RXD **UART Receive Data** UART1\_TXD UART Transmit Data USB0 CE USB0 Charger Enable Output USB0\_DM USB0 Data (-) USB0 Data (+) USB0\_DP USB0 VBUS Control Output USB0\_DRVVBUS USB0\_ID USB0 OTG ID USB0\_VBUS USB0 VBUS USB1\_CE USB1 Data (-) USB1\_DM USB1 Data (+) USB1 VBUS Control Output USB1\_DP USB1\_DRVVBUS USB1 OTG ID USB1\_ID USB1 VBUS USB1\_VBUS USB1 Data (-) VDD CORE Internal Power Supply Test Point VDD\_MPU Internal Power Supply Test Point VDD\_MPU\_MON AM335x VDD\_MPU\_MON Signal

17

OSD335x Family

Rev. 6 2/15/2017

Octavo Systems LLC Copyright 2017






#### 5.4 Reserved Signals

There is a subset of signals that are available on the OSD335x ball map but **should not be** used externally to the device. These signals are used internally to the OSD335x and using them could significantly affect the performance of the device. They are provided for test purposes only. The list of signals that should not be used can be found in Table 5.7.

Table 5.7. Reserved Signals

Reserved Signals
TESTOUT
CAP_VBB_MPU
CAP_VDD_SRAM_CORE
CAP_VDD_SRAM_MPU
VPP
EXTL1A
EXTL1B
EXTL2A
EXTL2B
EXTL3A
EXTL3B



### 6 AM335x Processor

OSD335x Family

Rev. 6 2/15/2017

The heart of the OSD335x is the Texas Instruments ARM® Cortex®-A8 Sitara<sup>™</sup> AM335x processor. The processor in the OSD335x is configured to perform identically to a standalone device. Please refer to the data sheet in the Reference Documents section for details on using the AM335x processor.

#### 6.1 DDR3 Memory

The OSD335x integrates a DDR3 memory into the device and handles all of the connections needed between the AM335x and the DDR3. You will still have to set the proper registers to configure the AM335x DDR PHY to work correctly with the memory included in the OSD335x. Typically, this would require you to run through the procedure outlined in the AM335x DDR PHY register configuration for DDR3 using Software Leveling referred to in the Reference Documents section of this document. We have already run this procedure for the OSD335x and have provided a list of the recommended values for the registers in Table 6.1. It is recommended that you use this set of values for optimal performance.

Table 6.1 AM335x DDR PHY Register Settings

Registers	Recommended Values		
DDR3_SDRAM_TIMING1	0x0AAAD4DB		
DDR3_SDRAM_TIMING2	0x266B7FDA		
DDR3_SDRAM_TIMING3	0x501F867F		
DDR3_SDRAM_CONFIG	0x61C05332		
CMD_PHY_INVERT_CLKOUT	0x00		
DATA_PHY_RD_DQS_SLAVE_RATIO	0x3A		
DATA_PHY_FIFO_WE_SLAVE_RATIO	0x95		
DATA_PHY_WR_DQS_SLAVE_RATIO	0x45		
DATA_PHY_WR_DATA_SLAVE_RATIO	0x7F		
DDR_IOCTL_VALUE	0x18B		

If you want to rerun the calibration yourself the seed values provided in Table 6.2 should be used.

Table 6.2 AM335x DDR PHY Calibration Seed Values

DATAx_PHY_RD_DQS_SLAVE_RATIO	40
DATAx_PHY_FIFO_WE_SLAVE_RATIO	64
DATAx_PHY_WR_DQS_SLAVE_RATIO	0





### 7 Power Management

The power management portion of the OSD335x consists of two devices, the TPS65217C (PMIC) and the TL5209 (LDO). These devices are used to provide the necessary power rails to the AM335x and the DDR3. They also provide power supply outputs that may be used to power circuitry external to the OSD335x. This section describes how to power the OSD335x in a system and the outputs that can be used. The OSD335x has a complicated power distribution network and care must be taken to read and understand the proper use of the external connections to the power supplies.

#### 7.1 Input Power

The OSD335x may be powered by any combination of the following input power supplies. Please refer to the TPS65217C datasheet for details.

#### 7.1.1 VIN\_AC

The OSD335x may be powered by an external AC Adaptor at 5.0 VDC.

#### 7.1.2 VIN\_USB

The OSD335x may be powered by a USB port at 5.0 VDC.

#### 7.1.3 VIN\_BAT

The OSD335x may be powered by a Li-Ion or Li-Polymer Battery.

#### 7.2 Output Power

The OSD335x produces the following output power supplies.

#### 7.2.1 SYS\_VOUT: Switched VIN\_AC, VIN\_USB, or VIN\_BAT

The OSD335x contains a shared supply to power the AM335x, DDR3, and TL5209 which is also used to power external circuitry. This is supplied by the TPS65217C SYS output. The SYS output is a switched connection to one of the input power supplies selected by the TPS65217C as described in the datasheet for that device.

#### 7.2.2 SYS\_VDD1\_3P3V

The OSD335x contains a dedicated 3.3 VDC supply<sup>1</sup> to power external circuitry. This is supplied by the TL5209, powered by the TPS65217C SYS output, and enabled by the TPS65217C LDO4.

#### 7.2.3 SYS\_VDD2\_3P3V

The OSD335x contains a dedicated 3.3 VDC supply to power external circuitry. This is supplied by the TPS65217C LDO2.

<sup>&</sup>lt;sup>1</sup> The nominal output voltage of the LDO has been set to 3.33V using 1% tolerance resistors. This implies a nominal voltage range of 3.29V - 3.37V. The LDO has an accuracy of 1 - 2% depending on the ambient temperature which will also affect the nominal voltage. See the TL5209 datasheet for more information.



#### 7.2.4 SYS\_RTC\_1P8V

Rev. 6 2/15/2017

OSD335x Family

The OSD335x contains a shared 1.8 VDC supply to power the AM335x RTC which may also be used to power external circuitry. This is supplied by the TPS65217C LDO1.

Please note that the AM335x in the OSD335x is powered by TPS65217 PMIC <u>version C</u> which does not support RTC only mode.

#### 7.2.5 SYS\_VDD\_1P8V

The OSD335x contains a shared 1.8 VDC supply to power the AM335x SRAM, PLLs, and USB which may also be used to power external circuitry. This is supplied by the TPS65217C LDO3.

#### 7.2.6 SYS\_ADC\_1P8V

The OSD335x contains a shared 1.8 VDC supply to power the AM335x ADC which may also be used to power external analog circuitry. This is supplied by the TPS65217C LDO3 and filtered for analog applications.

#### 7.3 Internal Power

The OSD335x has internal power supplies that are not available to power external circuitry. To do so will prevent the OSD335x from functioning properly. The power supplies are accessible externally for monitoring purposes only.

#### 7.3.1 VDDSHV\_3P3V

The OSD335x contains a dedicated 3.3 VDC supply to power the AM335x I/O domain. This is supplied by the TPS65217C LDO4.

#### 7.3.2 VDDS\_DDR

The OSD335x contains a dedicated 1.5 VDC supply to power the AM335x DDR3 interface and the DDR3 device.

#### 7.3.3 VDD\_MPU

The OSD335x contains a dedicated 1.1 VDC supply to power the AM335x MPU domain.

#### 7.3.4 VDD\_CORE

The OSD335x contains a dedicated 1.1 VDC supply to power the AM335x CORE domain.

#### 7.3.5 VDDS\_PLL

The OSD335x contains a filtered 1.8 VDC supply to power the AM335x PLLs and oscillators.






#### 7.4 Total Current Consideration

The total current consumption of all power rails must not exceed the recommended input currents described in Table 8.2. This includes power consumption within the SiP from the AM335x and the DDR3, as well as all external loads on the output power rails from Section 7.2.

The power consumed by the AM335x can be estimated using the AM335x Power Estimation *Tool* found in the Reference Documents section of this document. When estimating power consumption, the efficiencies and types of the OSD335x internal power supplies must be considered. Refer to the "*Connections Diagram for TPS65217C and AM335x*" section of *Powering the AM335x with the TPS65217x* found in the Reference Documents section of this document for more information on the power supplies providing power to the AM335x.







#### 7.5 Control and Status

Table 7.1 lists the signals required to coordinate the operation of the AM335x and TPS65217C. Figure 7.1 illustrates the required connections between the required signals. This is the minimum requirement. The accessibility of these signals enables other uses of the reset, power control, power status, interrupt, wakeup, and serial communication signals.

Table 7.1. AM335x and TPS65217C Signal Descriptions

Signal	Description	Notes
PMIC_POWER_EN	PMIC Power Enable from AM335x	
PMIC_IN_PWR_EN	PMIC Power Enable to TPS65217C	1
I2C0_SCL	I2C0 SCL from AM335x	
PMIC_IN_I2C_SCL	I2C SCL to TPS65217C	1
I2C0_SDA	I2C0 SDA from AM335x	
PMIC_IN_I2C_SDA	I2C SDA to TPS65217C	1
PMIC_OUT_PGOOD	PGOOD from TPS65217C	
PWRONRSTN	PWRONRSTN to AM335x	
PMIC_OUT_LDO_PGOOD	LDO_PGOOD from TPS65217C	
RTC_PWRONRSTN	RTC_PWRONRSTN to AM335x	
PMIC_OUT_NINT	NINT from TPS65217C	
EXTINTN	EXTINTN to AM335x	1
PMIC_OUT_NWAKEUP	NWAKEUP from TPS65217C	
EXT_WAKEUP	EXT_WAKEUP to AM335x	1

1. See Table 2.1 for pull up on this signal

OSD335x	OSD335x
PMIC_IN_I2C_SCL	I2C0_SCL
PMIC_IN_I2C_SDA	I2C0_SDA
PMIC_IN_PWR_EN	PMIC_POWER_EN
PMIC_OUT_PGOOD	PWRONRSTN
PMIC_OUT_LDO_PGOOD	RTC_PWRONRSTN
PMIC_OUT_NINT	EXTINTN
PMIC_OUT_NWAKEUP	EXT_WAKEUP

Figure 7.1. OSD335x Minimum Signal Connections





## 8 Electrical & Thermal Characteristics

Table 8.1 lists electrical and thermal characteristic parameters of OSD3358.

Table 8.1. OSD335x Absolute Maximum Ratings over operating free-air temperature range (unless otherwise noted)  $_{(1)}$ 

		Value	Unit
Supply voltage range (with respect to VSS)	VIN_BAT	-0.3 to 7	V
	VIN_USB, VIN_AC	-0.3 to 7	v
Input/Output voltage range (with respect to VSS)	All pins unless specified separately	-0.3 to 3.6	V
Terminal current	SYS_VOUT, VIN_USB, VIN_BAT	3000	mA
T <sub>C</sub> Operating case temperature		0 to 85	°C
T <sub>stg</sub> Storage temperature		-40 to 125	°C
ESD rating	(HBM) Human body model	±2000	V
	(CDM) Charged device model	±500	v

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

(3) Thermal characteristic values were measured using the OSD3358 SBC Reference Design.

Table 8.2. Recommended Operating Conditions over operating free-air temperature range (unless otherwise noted)

	Min	Nom	Max	Unit
Supply voltage, VIN_USB, VIN_AC	4.3		5.8	V
Supply voltage, VIN_BAT	2.75		5.5	V
Input current from VIN_AC			2.0	А
Input current from VIN_USB			1.3	А
VIN_BAT current			2.0	А
Output voltage range for SYS_VDD1_3P3V		3.33		V
Output voltage range for SYS_VDD2_3P3V		3.3		V
Output voltage range for SYS_RTC_1P8V		1.8		V
Output voltage range for SYS_VDD_1P8V		1.8		V
Output voltage range for SYS_ADC_1P8V		1.8		V
Output voltage range for VDDS_DDR <sup>1</sup>		1.5		V
Output voltage range for VDD_MPU <sup>1</sup>		1.1		V
Output voltage range for VDD_CORE <sup>1</sup>		1.1		V
Output voltage range for VDDS_PLL <sup>1</sup>		1.8		V
Output voltage range for VDDSHV_3P3V <sup>1</sup>		3.3		V
Output current for SYS_VOUT <sup>2</sup>	0		500	mA
Output current for SYS_VDD1_3P3V <sup>2</sup>	0		500	mA
Output current for SYS_VDD2_3P3V <sup>2</sup>	0		150	mA
Output current for SYS_RTC_1P8V <sup>2</sup>	0		100	mA
Output current for SYS_VDD_1P8V <sup>2</sup>	0		250	mA
Output current for SYS_ADC_1P8V <sup>2</sup>	0		25	mA

(1) These voltage rails are for reference only and should not be used to power anything on the PCB.

(2) Please note that the total input current on VIN\_AC, VIN\_USB or VIN\_BAT must not exceed the recommended maximum value even if individual currents drawn from these power supply outputs are less than or equal to the maximum recommended operating output currents. See section 7.4 for more details.




## 9 Packaging Information

The OSD335x is packaged in a 400 ball, Ball Grid Array (BGA). The package size is 27 X 27 millimeters with a ball pitch of 1.27mm. This section will give you the specifics on the package.

### 9.1 Mechanical Dimensions

The mechanical drawings of the OSD335x show pin A1 in the lower left hand corner when looking at the top view of the device. Pin A1 is in the upper left hand corner if looking at the balls from the bottom view of the package. The PCB layout should have pin A1 in the lower left hand corner when looking at the top side of the PCB where the OSD335x will be attached.







#### 9.2 Reflow Instructions

The reflow profile for this package should be in accordance with the Lead-free process for BGA. A peak reflow temperature is recommended to be 245°C.

Texas Instruments provides a good overview of Handling & Process Recommendations in AN-2029 for this type of device. A link to the document can be found in the Reference Documents section of this document.

#### 9.3 Storage Recommendations

The OSD335x Family of devices are sensitive to moisture and need to be handled in specific ways to make sure they function properly during and after the manufacturing process. The OSD335x Family of devices are rated with a Moisture Sensitivity Level (MSL) of 4. This means that they are typically stored in a sealed Dry Pack.



Once the sealed Dry Pack is opened the OSD335x needs to be used within 72 hours to avoid further processing. If the OSD335x has been exposed for more than 72 hours, then it is required that you bake the device for 24 hours at 125°C before using.

Alternatively, the devices could be stored in a dry cabinet with humidity <10% to avoid the baking requirement.

For more information, please refer to the Texas Instruments AN-2029 which can be found in the Reference Documents section of this document.