



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | Z8  |
| Core Size                  | 8-Bit   |
| Speed                      | 20MHz   |
| Connectivity               | UART/USART  |
| Peripherals                | DMA   |
| Number of I/O              | 32  |
| Program Memory Size        | -   |
| Program Memory Type        | ROMless   |
| EEPROM Size                | -   |
| RAM Size                   | 128K x 8  |
| Voltage - Supply (Vcc/Vdd) | 4.75V ~ 5.25V   |
| Data Converters            | -   |
| Oscillator Type            | Internal  |
| Operating Temperature      | 0°C ~ 70°C (TA)   |
| Mounting Type              | Through Hole  |
| Package / Case             | 40-DIP (0.620", 15.75mm)  |
| Supplier Device Package    | -   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/zilog/z88c0020psg">https://www.e-xfl.com/product-detail/zilog/z88c0020psg</a> |



# *Table of Contents*


|                                  |    |
|----------------------------------|----|
| FEATURES .....                   | 1  |
| GENERAL DESCRIPTION .....        | 1  |
| Protopack .....                  | 4  |
| ARCHITECTURE .....               | 5  |
| PIN DESCRIPTIONS .....           | 6  |
| REGISTERS .....                  | 7  |
| Working Register Window .....    | 8  |
| Register List .....              | 9  |
| MODE AND CONTROL REGISTERS ..... | 12 |
| I/O PORTS .....                  | 17 |
| UART .....                       | 20 |
| Pins .....                       | 20 |
| ADDRESS SPACE .....              | 21 |
| CPU Program Memory .....         | 22 |
| ROMless .....                    | 22 |
| ROM and Protopack .....          | 22 |
| CPU Data Memory .....            | 22 |
| INSTRUCTION SET .....            | 23 |
| Instruction Pointer .....        | 23 |
| Flag Register .....              | 24 |
| Condition Codes .....            | 25 |
| Addressing Modes .....           | 25 |
| INSTRUCTION SUMMARY .....        | 29 |
| SUPER-8 OPCODE MAP .....         | 38 |
| INSTRUCTIONS .....               | 39 |
| INTERRUPTS .....                 | 42 |
| Sources .....                    | 42 |
| Vectors .....                    | 42 |
| Levels .....                     | 42 |
| Enables .....                    | 43 |
| Service Routines .....           | 44 |
| Fast Interrupt Processing .....  | 44 |
| Level or Edge Triggered .....    | 45 |
| STACK OPERATION .....            | 45 |
| User-Defined Stacks .....        | 45 |
| COUNTER/TIMERS .....             | 46 |

## FEATURES

- Improved Z8® instruction set includes multiply and divide instructions, Boolean and BCD operations.
- Additional instructions support threaded-code languages, such as "Forth."
- 325 byte registers, including 272 general-purpose registers, and 53 mode and control registers.
- Addressing of up to 128K bytes of memory. Two register pointers allow use of short and fast instructions to access register groups within 600 nsec.
- Direct Memory Access controller (DMA).
- Two 16-bit counter/timers.
- Up to 32 bit-programmable and 8 byte-programmable I/O lines, with 2 handshake channels.
- Interrupt structure supports:
  - 27 interrupt sources
  - 16 interrupt vectors (2 reserved for future versions)
  - 8 interrupt levels
  - Servicing in 600 nsec. (1 level only)
- Full-duplex UART with special features.
- On-chip oscillator.
- 20 MHz clock.
- 8K byte ROM for Z8820

## GENERAL DESCRIPTION


The Zilog Super8 single-chip MCU can be used for development and production. It can be used as I/O- or memory-intensive computers, or configured to address external memory while still supporting many I/O lines.



**Figure 1. Pin Assignments 88-Pin PLCC**

The Super8 features a full-duplex universal asynchronous receiver/ transmitter (UART) with on-chip baud rate generator, two programmable counter/timers, a direct memory access (DMA) controller, and an on-chip oscillator.

The Super8 is also available as a 48-pin and 68-pin ROMless microcomputer with four byte-wide I/O ports plus a byte-wide address/data bus. Additional address bits can be configured, up to a total of 16.



**Figure 2. Pin Assignments 44-Pin PLCC**

The 16-bit counters can operate independently or be cascaded to perform 32-bit counting and timing operations. The DMA controller handles transfers to and from the register file or memory. DMA can use the UART or one of two ports with handshake capability.

The architecture appears in the block diagram (Figure 7).

## PIN DESCRIPTIONS

The Super8 connects to external devices via the following TTL-compatible pins:

**$\overline{AS}$ .** *Address Strobe* (output, active Low).  $\overline{AS}$  is pulsed Low once at the beginning of each machine cycle. The rising edge indicates that addresses R/W and DM, when used, are valid.

**$\overline{DS}$ .** *Data Strobe* (output, active Low).  $\overline{DS}$  provides timing for data movement between the address/data bus and external memory. During write cycles, data output is valid at the leading edge of  $\overline{DS}$ . During read cycles, data input must be valid prior to the trailing edge of  $\overline{DS}$ .

**P0<sub>0</sub>-P0<sub>7</sub>, P1<sub>0</sub>-P1<sub>7</sub>, P2<sub>0</sub>-P2<sub>7</sub>, P3<sub>0</sub>-P3<sub>7</sub>, P4<sub>0</sub>-P4<sub>7</sub>.** *Port I/O Lines* (input/output).

These 40 lines are divided into five 8-bit I/O ports that can be configured under program control for I/O or external memory interface.

In the ROMless devices, Port 1 is dedicated as a multiplexed address/data port, and Port 0 pins can be assigned as additional address lines; Port 0 non-address pins may be assigned as I/O. In the ROM and protopack, Port 1 can be assigned as input or output, and Port 0 can be assigned as input or output on a bit by bit basis.


Ports 2 and 3 can be assigned on a bit-for-bit basis as general I/O or interrupt lines. They can also be used as special-purpose I/O lines to support the UART, counter/timers, or handshake channels.

Port 4 is used for general I/O.

During reset, all port pins are configured as inputs (high impedance) except for Port 1 and Port 0 in the ROMless devices. In these, Port 1 is configured as a multiplexed address/data bus, and Port 0 pins P0<sub>0</sub>-P0<sub>4</sub> are configured as address out, while pins P0<sub>5</sub>-P0<sub>7</sub> are configured as inputs.

**RESET.** *Reset* (input, active Low). Reset initializes and starts the Super8. When it is activated, it halts all processing; when it is deactivated, the Super8 begins processing at address 0020H.

**ROMless.** (input, active High). This input controls the operation mode of a 68-pin Super8. When connected to VCC, the part functions as a ROMless Z8800. When connected to GND, the part functions as a Z8820 ROM part.



**Figure 8. Super8 Registers**

## Working Register Window

Control registers R214 and R215 are the register pointers, RPO and RP1. They each define a moveable, 8-register section of the register space. The registers within these spaces are called working registers.

Working registers can be accessed using short 4-bit addresses. The process, shown in section a of Figure 9, works as follows:


- The high-order bit of the 4-bit address selects one of the two register pointers (0 selects RPO; 1 selects RP1).
- The five high-order bits in the register pointer select an 8-register (contiguous) slice of the register space.
- The three low-order bits of the 4-bit address select one of the eight registers in the slice.

The net effect is to concatenate the five bits from the register pointer to the three bits from the address to form an 8-bit address. As long as the address in the regis-

ter pointer remains unchanged, the three bits from the address always point to an address within the same eight registers.

The register pointers can be moved by changing the five high bits in control registers R214 for RP0 and R215 for RP1.

The working registers can also be accessed by using full 8-bit addressing. When an 8-bit logical address in the range 192 to 207 (CO to CF) is specified, the lower nibble is used similarly to the 4-bit addressing described above. This is shown in section b of Figure 9.



**Figure 9. Working Register Window**

Since any direct access to logical addresses 192 to 207 involves the register pointers, the physical registers 192 to 207 can be accessed only when selected by a register pointer. After a reset, RP0 points to R192 and RP1 points to R200.

## Register List

Super-8 Registers lists the Super8 registers. For more details, see Figure 10.




Figure 11.Mode and Control Registers (Continued)



## Port 1

In the ROMless device, Port 1 is configured as a byte-wide address/data port. It provides a byte-wide multiplexed address/data path. Additional address lines can be added by configuring Port 0.

The ROM and Protopack Port 1 can be configured as above or as an I/O port; it can be a byte-wide input, open-drain output, or push-pull output. It can be placed under handshake control or handshake channel 0.

## Ports 2 and 3

Ports 2 and 3 provide external control inputs and outputs for the UART, handshake channels, and counter/timers. The pin assignments appear in Table 3.

Bits not used for control I/O can be configured as general-purpose I/O lines and/or external interrupt inputs.

Those bits configured for general I/O can be configured individually for input or output. Those configured for output can be individually configured for open-drain or push-pull output.

All Port 2 and 3 input pins are Schmitt-triggered.

The port address for Port 2 is R210, and for Port 3 is R211.

**Table 17. Pin Assignments for Ports 2 and 3**

| Port 2 |                     | Port 3 |   |
|--------|---------------------|--------|---|
| Bit    | Function            | Bit    | Function                                    |
| 0      | UART receive clock  | 0      | UART receive data                           |
| 1      | UART transmit clock | 1      | UART transmit data                          |
| 2      | Reserved            | 2      | Reserved                                    |
| 3      | Reserved            | 3      | Reserved                                    |
| 4      | Handshake 0 input   | 4      | Handshake 1 input/ $\overline{\text{WAIT}}$ |
| 5      | Handshake 0 output  | 5      | Handshake 1 output/ $\overline{\text{DM}}$  |
| 6      | Counter 0 input     | 6      | Counter 1 input                             |
| 7      | Counter 0 I/O       | 7      | Counter 1 I/O                               |

## Port 4

Port 4 can be configured as I/O only. Each bit can be configured individually as input or output, with either push-pull or open-drain outputs. All Port 4 inputs are Schmitt-triggered.

Port 4 can be placed under handshake control of handshake channel 0. Its register address is R212.

## UART

The UART is a full-duplex asynchronous channel. It transmits and receives independently with 5 to 8 bits per character, has options for even or odd bit parity, and a wake-up feature.

Data can be read into or out of the UART via R239, Bank 0. This single address is able to serve a full-duplex channel because it contains two complete 8-bit registers—one for the transmitter and the other for the receiver.

## Pins

The UART uses the following Port 2 and 3 pins:

| Port/Pin | UART Function  |
|----------|----------------|
| 2/0      | Receive Clock  |
| 3/0      | Receive Data   |
| 2/1      | Transmit Clock |
| 3/1      | Transmit Data  |

### Transmitter

When the UART's register address is specified as the destination (dst) of an operation, the data is output on the UART, which automatically adds the start bit, the programmed parity bit, and the programmed number of stop bits. It can also add a wake-up bit if that option is selected.

If the UART is programmed for a 5-, 6-, or 7-bit character, the extra bits in R239 are ignored.

Serial data is transmitted at a rate equal to 1, 1/16, 1/32 or 1/64 of the transmitter clock rate, depending on the programmed data rate. All data is sent out on the falling edge of the clock input.

When the UART has no data to send, it holds the output marking (High). It may be programmed with the Send Break command to hold the output Low (Spacing), which it continues until the command is cleared.

### Receiver

The UART begins receive operation when Receive Enable (URC, bit 0) is set High. After this, a Low on the receive input pin for longer than half a bit time is interpreted as a start bit. The UART samples the data on the input pin in the middle of each clock cycle until a complete byte is assembled. This is placed in the Receive Data register.

If the 1 X clock mode is selected, external bit synchronization must be provided, and the input data is sampled on the rising edge of the clock.

For character lengths of less than eight bits, the UART inserts ones into the unused bits, and, if parity is enabled, the parity bit is not stripped. The data bits, extra ones, and the parity bit are placed in the UART Data register (UIO).

While the UART is assembling a byte in its input shift register, the CPU has time to service an interrupt and manipulate the data character in UIO.

Once a complete character is assembled, the UART checks it and performs the following:

- If it is an-ASCII control character, the UART sets the Control Character status bit.
- It checks the wake-up settings and completes any indicated action.
- If parity is enabled, the UART checks to see if the calculated parity matches the programmed parity bit. If they do not match, it sets the Parity Error bit in URC (R236 Bank 0), which remains set until reset by software.
- It sets the Framing Error bit (URC, bit 4) if the character is assembled without any stop bits. This bit remains set until cleared by software.

Overrun errors occur when characters are received faster than they are read. That is, when the UART has assembled a complete character before the CPU has read the current character, the UART sets the Overrun Error bit (URC, bit 3), and the character currently in the receive buffer is lost.

The overrun bit remains set until cleared by software.

## ADDRESS SPACE

The Super8 can access 64K bytes of program memory and 64K bytes of data memory. These spaces can be either combined or separate. If separate, they are

**Carry Flag.** This flag is set to 1 if the result from an arithmetic operation generates a carry out of, or a borrow into, bit 7.

After rotate and shift operations, it contains the last value shifted out of the specified register.

It can be set, cleared, or complemented by instructions.

## Condition Codes

The flags C, Z, S, and V are used to control the operation of conditional jump instructions.

The opcode of a conditional jump contains a 4-bit field called the condition code (cc). This specifies under which conditions it is to execute the jump. For example, a conditional jump with the condition code for "equal" after a compare operation only jumps if the two operands are equal.

The condition codes and their meanings are given in Condition Codes and Meanings.

## Addressing Modes

All operands except for immediate data and condition codes are expressed as register addresses, program memory addresses, or data memory addresses. The addressing modes and their designations are:

- Register (R)
- Indirect Register (IR)
- Indexed (X)
- Direct (DA)
- Relative (RA)
- Immediate (IM)
- Indirect (IA)

**Table 18. Condition Codes and Meanings**

| Binary            | Mnemonic | Flags | Meaning      |
|-------------------|----------|-------|--------------|
| 0000              | F        | -     | Always false |
| 1000              | -        | -     | Always true  |
| 0111 <sup>1</sup> | C        | C = 1 | Carry        |
| 1111 <sup>1</sup> | NC       | C = 0 | No carry     |

Table 20. Instruction Summary (Continued)

| Instruction<br>and Operation | Address Mode |     | Opcode<br>Byte (Hex) | Flags Affected |   |   |   |   |   |
|------------------------------|--------------|-----|----------------------|----------------|---|---|---|---|---|
|                              | dst          | src |                      | C              | Z | S | V | D | H |
| SMR(0)←0                     |              |     |                      |                |   |   |   |   |   |
| DIV dst, src                 |              |     |                      |                |   |   |   |   |   |
| dst ÷ src                    | RR           | R   | 94                   | *              | * | * | * | - | - |
| dst<br>(Upper)←Quotient      | RR           | IR  | 95                   |                |   |   |   |   |   |
| dst<br>(Lower)←Remainder     | RR           | IM  | 96                   |                |   |   |   |   |   |
| DJNZ r, dst                  | RA           | r   | rA                   | -              | - | - | - | - | - |
| r←r - 1<br>(r = 0 to F)      |              |     |                      |                |   |   |   |   |   |
| if r = 0                     |              |     |                      |                |   |   |   |   |   |
| PC←PC + dst                  |              |     |                      |                |   |   |   |   |   |
| EI                           |              |     | 9F                   | -              | - | - | - | - | - |
| SMR(0)←1                     |              |     |                      |                |   |   |   |   |   |
| ENTER                        |              |     | 1F                   | -              | - | - | - | - | - |
| SP←SP - 2                    |              |     |                      |                |   |   |   |   |   |
| @SP←IP                       |              |     |                      |                |   |   |   |   |   |
| IP←PC                        |              |     |                      |                |   |   |   |   |   |
| PC←@IP                       |              |     |                      |                |   |   |   |   |   |
| IP←IP + 2                    |              |     |                      |                |   |   |   |   |   |
| EXIT                         |              |     | 2F                   | -              | - | - | - | - | - |
| IP←@SP                       |              |     |                      |                |   |   |   |   |   |
| SP←SP + 2                    |              |     |                      |                |   |   |   |   |   |
| PC←@IP                       |              |     |                      |                |   |   |   |   |   |
| IP←IP + 2                    |              |     |                      |                |   |   |   |   |   |
| INC dst                      | r            |     | rE                   | -              | * | * | * | - | - |
| dst←dst + 1<br>(r = 0 to F)  |              |     |                      |                |   |   |   |   |   |
|                              | R            |     | 20                   |                |   |   |   |   |   |
|                              | IR           |     | 21                   |                |   |   |   |   |   |

Table 20. Instruction Summary (Continued)

| Instruction<br>and Operation | Address Mode |     | Opcode<br>Byte (Hex) | Flags Affected               |   |   |   |   |   |
|------------------------------|--------------|-----|----------------------|------------------------------|---|---|---|---|---|
|                              | dst          | src |                      | C                            | Z | S | V | D | H |
| <b>INCW</b> dst              | RR           |     | A0                   | -                            | * | * | * | - | - |
| dst ← 1 + dst                | IR           |     | A1                   |                              |   |   |   |   |   |
| <b>IRET</b> (Fast)           |              |     | BF                   | Restored to before interrupt |   |   |   |   |   |
| PC ← IP                      |              |     |                      |                              |   |   |   |   |   |
| FLAG ← FLAG'                 |              |     |                      |                              |   |   |   |   |   |
| FIS ← 0                      |              |     |                      |                              |   |   |   |   |   |
| <b>IRET</b> (Normal)         |              |     | BF                   | Restored to before interrupt |   |   |   |   |   |
| FLAGS ← @SP; SP ← SP + 1     |              |     |                      |                              |   |   |   |   |   |
| PC ← @SP; SP ← SP + 2;       |              |     |                      |                              |   |   |   |   |   |
| SMR(0) ← 1                   |              |     |                      |                              |   |   |   |   |   |
| <b>JP</b> cc, dst            | DA           |     | ccD                  | -                            | - | - | - | - | - |
| if cc is true,               |              |     | (cc = 0 to F)        |                              |   |   |   |   |   |
| PC ← dst                     | IRR          |     | 30                   |                              |   |   |   |   |   |
| <b>JR</b> cc, dst            | RA           |     | ccB                  | -                            | - | - | - | - | - |
| if cc is true,               |              |     |                      |                              |   |   |   |   |   |
| PC ← PC + d                  |              |     | (cc = 0 to F)        |                              |   |   |   |   |   |
| <b>LD</b> dst, src           | r            | IM  | rC                   | -                            | - | - | - | - | - |
| dst ← src                    | r            | R   | r8                   |                              |   |   |   |   |   |
|                              | R            | r   | r9                   |                              |   |   |   |   |   |
|                              |              |     | (r = 0 to F)         |                              |   |   |   |   |   |
|                              | r            | IR  | C7                   |                              |   |   |   |   |   |
|                              | IR           | r   | D7                   |                              |   |   |   |   |   |
|                              | R            | R   | E4                   |                              |   |   |   |   |   |
|                              | R            | IR  | E5                   |                              |   |   |   |   |   |
|                              | R            | IM  | E6                   |                              |   |   |   |   |   |
|                              | IR           | IM  | D6                   |                              |   |   |   |   |   |
|                              | IR           | R   | F5                   |                              |   |   |   |   |   |
|                              | r            | x   | 87                   |                              |   |   |   |   |   |
|                              | x            | r   | 97                   |                              |   |   |   |   |   |

## SUPER-8 OPCODE MAP

|                    |   | Lower Nibble (Hex)              |                                  |  |  |   |  |                                    |  |   |   |                                     |                      |                               |                      |                            |            |              |  |  |  |
|--------------------|---|---------------------------------|----------------------------------|--|--|---|--|------------------------------------|--|---|---|-------------------------------------|----------------------|-------------------------------|----------------------|----------------------------|------------|--------------|--|--|--|
|                    |   | 0                               | 1                                | 2  | 3  | 4   | 5  | 6                                  | 7  | 8   | 9   | A                                   | B                    | C                             | D                    | E                          | F          |              |  |  |  |
| Upper Nibble (Hex) | 0 | 6<br>DEC<br>R <sub>1</sub>      | 6<br>DEC<br>IR <sub>1</sub>      | 6<br>ADD<br>r <sub>1</sub> ,f <sub>2</sub>           | 6<br>ADD<br>r <sub>1</sub> ,f <sub>2</sub>     | 10<br>ADD<br>R <sub>2</sub> ,R <sub>1</sub>     | 10<br>ADD<br>IR <sub>2</sub> ,R <sub>1</sub>     | 10<br>ADD<br>R <sub>1</sub> ,IM    | 10<br>BOR*<br>r <sub>0</sub> ,R <sub>b</sub>                 | 6<br>LD<br>r <sub>1</sub> ,R <sub>2</sub> | 6<br>LD<br>r <sub>2</sub> ,R <sub>1</sub> | 12/10<br>DJNZ<br>r <sub>1</sub> ,RA | 12/10<br>JR<br>cc,RA | 6<br>LD<br>r <sub>1</sub> ,RM | 12/10<br>JP<br>cc,DA | 6<br>INC<br>r <sub>1</sub> | 14<br>NEXT |              |  |  |  |
|                    | 1 | 6<br>RLC<br>R <sub>1</sub>      | 6<br>RLC<br>IR <sub>1</sub>      | 6<br>ADC<br>r <sub>1</sub> ,f <sub>2</sub>           | 6<br>ADC<br>r <sub>1</sub> ,f <sub>2</sub>     | 10<br>ADC<br>R <sub>2</sub> ,R <sub>1</sub>     | 10<br>ADC<br>IR <sub>2</sub> ,R <sub>1</sub>     | 10<br>ADC<br>R <sub>1</sub> ,IM    | 10<br>BCP<br>r <sub>1</sub> ,b,R <sub>2</sub>                |   |   |                                     |                      |                               |                      |                            |            | 20<br>ENTER  |  |  |  |
|                    | 2 | 6<br>INC<br>R <sub>1</sub>      | 6<br>INC<br>IR <sub>1</sub>      | 6<br>SUB<br>r <sub>1</sub> ,f <sub>2</sub>           | 6<br>SUB<br>r <sub>1</sub> ,f <sub>2</sub>     | 10<br>SUB<br>R <sub>2</sub> ,R <sub>1</sub>     | 10<br>SUB<br>IR <sub>2</sub> ,R <sub>1</sub>     | 10<br>SUB<br>R <sub>1</sub> ,IM    | 10<br>BXOR*<br>r <sub>0</sub> ,R <sub>b</sub>                |   |   |                                     |                      |                               |                      |                            |            | 22<br>EXIT   |  |  |  |
|                    | 3 | 10<br>JP<br>IRR <sub>1</sub>    | NOTE<br>C                        | 6<br>SBC<br>r <sub>1</sub> ,f <sub>2</sub>           | 6<br>SBC<br>r <sub>1</sub> ,f <sub>2</sub>     | 10<br>SBC<br>R <sub>2</sub> ,R <sub>1</sub>     | 10<br>SBC<br>IR <sub>2</sub> ,R <sub>1</sub>     | 10<br>SBC<br>R <sub>1</sub> ,IM    | NOTE<br>A  |   |   |                                     |                      |                               |                      |                            |            | 6<br>WFI     |  |  |  |
|                    | 4 | 6<br>DA<br>R <sub>1</sub>       | 6<br>DA<br>IR <sub>1</sub>       | 6<br>OR<br>r <sub>1</sub> ,f <sub>2</sub>            | 6<br>OR<br>r <sub>1</sub> ,f <sub>2</sub>      | 10<br>OR<br>R <sub>2</sub> ,R <sub>1</sub>      | 10<br>OR<br>IR <sub>2</sub> ,R <sub>1</sub>      | 10<br>OR<br>R <sub>1</sub> ,IM     | 10<br>LDB*<br>r <sub>0</sub> ,R <sub>b</sub>                 |   |   |                                     |                      |                               |                      |                            |            | 6<br>SBO     |  |  |  |
|                    | 5 | 10<br>POP<br>R <sub>1</sub>     | 10<br>POP<br>IR <sub>1</sub>     | 6<br>AND<br>r <sub>1</sub> ,f <sub>2</sub>           | 6<br>AND<br>r <sub>1</sub> ,f <sub>2</sub>     | 10<br>AND<br>R <sub>2</sub> ,R <sub>1</sub>     | 10<br>AND<br>IR <sub>2</sub> ,R <sub>1</sub>     | 10<br>AND<br>R <sub>1</sub> ,IM    | 10<br>BITC<br>r <sub>1</sub> ,b                              |   |   |                                     |                      |                               |                      |                            |            | 6<br>SBI     |  |  |  |
|                    | 6 | 6<br>COM<br>R <sub>1</sub>      | 6<br>COM<br>IR <sub>1</sub>      | 6<br>TCM<br>r <sub>1</sub> ,f <sub>2</sub>           | 6<br>TCM<br>r <sub>1</sub> ,f <sub>2</sub>     | 10<br>TCM<br>R <sub>2</sub> ,R <sub>1</sub>     | 10<br>TCM<br>IR <sub>2</sub> ,R <sub>1</sub>     | 10<br>TCM<br>R <sub>1</sub> ,IM    | BAND*<br>r <sub>0</sub> ,R <sub>b</sub>                      |   |   |                                     |                      |                               |                      |                            |            |              |  |  |  |
|                    | 7 | 10/12<br>PUSH<br>R <sub>2</sub> | 12/14<br>PUSH<br>IR <sub>2</sub> | 6<br>TM<br>r <sub>1</sub> ,f <sub>2</sub>            | 6<br>TM<br>r <sub>1</sub> ,f <sub>2</sub>      | 10<br>TM<br>R <sub>2</sub> ,R <sub>1</sub>      | 10<br>TM<br>IR <sub>2</sub> ,R <sub>1</sub>      | 10<br>TM<br>R <sub>1</sub> ,IM     | NOTE<br>B  |   |   |                                     |                      |                               |                      |                            |            |              |  |  |  |
|                    | 8 | 10<br>DECW<br>IRR <sub>1</sub>  | 10<br>DECW<br>IR <sub>1</sub>    | 10<br>PUSHD<br>IR <sub>1</sub> ,R <sub>2</sub>       | 10<br>PUSHD<br>IR <sub>2</sub> ,R <sub>1</sub> | 24<br>MULT<br>R <sub>2</sub> ,RR <sub>1</sub>   | 24<br>MULT<br>IR <sub>2</sub> ,RR <sub>1</sub>   | 24<br>MULT<br>IM,RR <sub>1</sub>   | 10<br>LD<br>r <sub>1</sub> ,x,f <sub>2</sub>                 |   |   |                                     |                      |                               |                      |                            |            | 6<br>DI      |  |  |  |
|                    | 9 | 6<br>RL<br>R <sub>1</sub>       | 6<br>RL<br>IR <sub>1</sub>       | 6<br>POPUD<br>IR <sub>2</sub> ,R <sub>1</sub>        | 6<br>POPUD<br>IR <sub>2</sub> ,R <sub>1</sub>  | 28/12<br>DIV<br>R <sub>2</sub> ,RR <sub>1</sub> | 28/12<br>DIV<br>IR <sub>2</sub> ,RR <sub>1</sub> | 28/12<br>DIV<br>IM,RR <sub>1</sub> | 10<br>LD<br>r <sub>2</sub> ,x,r <sub>1</sub>                 |   |   |                                     |                      |                               |                      |                            |            | 6<br>EI      |  |  |  |
|                    | A | 10<br>INCW<br>RR <sub>1</sub>   | 10<br>INCW<br>IR <sub>1</sub>    | 6<br>CP<br>r <sub>1</sub> ,f <sub>2</sub>            | 6<br>CP<br>r <sub>1</sub> ,f <sub>2</sub>      | 10<br>CP<br>R <sub>2</sub> ,R <sub>1</sub>      | 10<br>CP<br>IR <sub>2</sub> ,R <sub>1</sub>      | 10<br>CP<br>R <sub>1</sub> ,IM     | NOTE<br>D  |   |   |                                     |                      |                               |                      |                            |            | 14<br>RET    |  |  |  |
|                    | B | 6<br>CLR<br>R <sub>1</sub>      | 6<br>CLR<br>IR <sub>1</sub>      | 6<br>XOR<br>r <sub>1</sub> ,f <sub>2</sub>           | 6<br>XOR<br>r <sub>1</sub> ,f <sub>2</sub>     | 10<br>XOR<br>R <sub>2</sub> ,R <sub>1</sub>     | 10<br>XOR<br>IR <sub>2</sub> ,R <sub>1</sub>     | 10<br>XOR<br>R <sub>1</sub> ,IM    | NOTE<br>E  |   |   |                                     |                      |                               |                      |                            |            | 16/6<br>IRET |  |  |  |
|                    | C | 6<br>RRC<br>IRR <sub>1</sub>    | 6<br>RRC<br>IR <sub>1</sub>      | 16/18<br>CPIJE<br>r <sub>1</sub> ,f <sub>2</sub> ,RA | 12<br>LDC*<br>r <sub>1</sub> ,f <sub>2</sub>   | 10<br>LDW<br>RR <sub>2</sub> ,RR <sub>1</sub>   | 10<br>LDW<br>RR <sub>2</sub> ,RR <sub>1</sub>    | 12<br>LDW<br>RR <sub>1</sub> ,IML  | 6<br>LD<br>r <sub>1</sub> ,f <sub>2</sub>                    |   |   |                                     |                      |                               |                      |                            |            | 6<br>RCF     |  |  |  |
|                    | D | 6<br>SRA<br>R <sub>1</sub>      | 6<br>SRA<br>IR <sub>1</sub>      | 16/18<br>CPUNE<br>r <sub>1</sub> ,f <sub>2</sub> ,RA | 12<br>LDC*<br>r <sub>2</sub> ,f <sub>1</sub>   | 20<br>CALL<br>IA <sub>1</sub>                   |  | 10<br>LD<br>IR <sub>1</sub> ,IM    | 6<br>LD<br>r <sub>1</sub> ,f <sub>2</sub>                    |   |   |                                     |                      |                               |                      |                            |            | 6<br>SCF     |  |  |  |
|                    | E | 6<br>RR<br>R <sub>1</sub>       | 6<br>RR<br>IR <sub>1</sub>       | 16<br>LDCD*<br>r <sub>1</sub> ,f <sub>2</sub>        | 16<br>LDCI*<br>r <sub>1</sub> ,f <sub>2</sub>  | 10<br>LD<br>R <sub>2</sub> ,R <sub>1</sub>      | 10<br>LD<br>IR <sub>2</sub> ,R <sub>1</sub>      | 10<br>LD<br>R <sub>1</sub> ,IM     | 18<br>LDC*<br>f <sub>1</sub> ,f <sub>2</sub> ,x <sub>s</sub> |   |   |                                     |                      |                               |                      |                            |            | 6<br>CCF     |  |  |  |
|                    | F | 8<br>SWAP<br>R <sub>1</sub>     | 8<br>SWAP<br>IR <sub>1</sub>     | 16<br>LDCPD*<br>r <sub>2</sub> ,f <sub>1</sub>       | 16<br>LDCPI*<br>r <sub>2</sub> ,f <sub>1</sub> | 18<br>CALL<br>IRR <sub>1</sub>                  | 18<br>CALL<br>R <sub>2</sub> ,IR <sub>1</sub>    | 18<br>CALL<br>DA <sub>1</sub>      | 18<br>LDC*<br>f <sub>1</sub> ,f <sub>2</sub> ,x <sub>s</sub> |   |   |                                     |                      |                               |                      |                            |            | 6<br>NOP     |  |  |  |

Note A

|  |  |
|--|--|
| 16/18<br>BTJRF<br>r <sub>2</sub> ,b,RA | 16/18<br>BTJRT<br>r <sub>2</sub> ,b,RA |
|--|--|

Note B

|                                |                                |
|--------------------------------|--------------------------------|
| 8<br>BITR<br>r <sub>1</sub> ,b | 8<br>BITS<br>r <sub>1</sub> ,b |
|--------------------------------|--------------------------------|

Note C

|                |                 |                 |
|----------------|-----------------|-----------------|
| 6<br>SRP<br>IM | 6<br>SRP0<br>IM | 6<br>SRP1<br>IM |
|----------------|-----------------|-----------------|

Legend:

r = 4-bit address

R = 8-bit address

b = bit number

R<sub>1</sub> or r<sub>1</sub> = dsts addressR<sub>2</sub> or r<sub>2</sub> = src address

\*Examples:

BORr<sub>0</sub>,R<sub>2</sub>is BORr<sub>1</sub>,b,R<sub>2</sub>or BORr<sub>2</sub>,b,R<sub>1</sub>LDCr<sub>1</sub>,f<sub>2</sub>is LDCr<sub>1</sub>,f<sub>2</sub> = programor LDEr<sub>1</sub>,f<sub>2</sub> = data

Note D

|  |   |
|--|---|
| 20<br>LDC*<br>r <sub>1</sub> ,f <sub>2</sub> ,x <sub>L</sub> | 20<br>LDC*<br>r <sub>1</sub> ,DA <sub>2</sub> |
|--|---|

Note E

|  |   |
|--|---|
| 20<br>LDC*<br>r <sub>2</sub> ,f <sub>2</sub> ,x <sub>L</sub> | 20<br>LDC*<br>r <sub>2</sub> ,DA <sub>1</sub> |
|--|---|

Sequence:

Opcode, first, second, third operands

NOTE: The blank areas are not defined.

Figure 19.Opcode Map

## INSTRUCTIONS

Table 22. Super8 Instructions

| Mnemonic                       | Operands | Instruction                            |
|--------------------------------|----------|--|
| <b>Load Instructions</b>       |          |  |
| CLR                            | dst      | Clear                                  |
| LD                             | dst, src | Load                                   |
| LDB                            | dst, src | Load bit                               |
| LDC                            | dst, src | Load program memory                    |
| LDE                            | dst, src | Load data memory                       |
| LDCD                           | dst, src | Load program memory and decrement      |
| LDED                           | dst, src | Load data memory and decrement         |
| LDCI                           | dst, src | Load program memory and increment      |
| LDEI                           | dst, src | Load data memory and increment         |
| LDCPD                          | dst, src | Load program memory with pre-decrement |
| LDEPD                          | dst, src | Load data memory with pre-decrement    |
| LDCPI                          | dst, src | Load program memory with pre-increment |
| LDEPI                          | dst, src | Load data memory with pre-increment    |
| LDW                            | dst, src | Load word                              |
| POP                            | dst      | Pop stack                              |
| POPUD                          | dst, src | Pop user stack (decrement)             |
| POPUI                          | dst, src | Pop user stack (increment)             |
| PUSH                           | src      | Push stack                             |
| PUSHUD                         | dst, src | Push user stack (decrement)            |
| PUSHUI                         | dst, src | Push user stack (increment)            |
| <b>Arithmetic Instructions</b> |          |  |
| ADC                            | dst, src | Add with carry                         |
| ADD                            | dst, src | Add                                    |
| CP                             | dst, src | Compare                                |
| DA                             | dst      | Decimal adjust                         |
| DEC                            | dst      | Decrement                              |



Table 22. Super8 Instructions (Continued)

| Mnemonic | Operands | Instruction              |
|----------|----------|--------------------------|
| SRP1     | src      | Set register pointer one |

## INTERRUPTS

The Super8 interrupt structure contains 8 levels of interrupt, 16 vectors, and 27 sources.

Interrupt priority is assigned by level, controlled by the Interrupt Priority register (IPR). Each level is masked (or enabled) according to the bits in the Interrupt Mask register (IMR), and the entire interrupt structure can be disabled by clearing a bit in the System Mode register (R222).

The three major components of the interrupt structure are sources, vectors, and levels. These are shown in Figure 20 and discussed in the following paragraphs.

### Sources

A source is anything that generates an interrupt. This can be internal or external to the Super8 MCU. Internal sources are hardwired to a particular vector and level, while external sources can be assigned to various external events.

### Vectors

The 16 vectors are divided unequally among the eight levels. For example, vector 12 belongs to level 2, while level 3 contains vectors 0, 2, 4, and 6.

The vector number is used to generate the address of a particular interrupt servicing routine; therefore all interrupts using the same vector must use the same interrupt handling routine.

### Levels

Levels provide the top level of priority assignment. While the sources and vectors are hardwired within each level, the priorities of the levels can be changed by using the Interrupt Priority register (see Figure 15 for bit details).

If more than one interrupt source is active, the source from the highest priority level is serviced first. If both sources are from the same level, the source with the lowest vector has priority. For example, if the UART Receive Data bit and UART Parity Error bit are both active, the UART Parity Error bit is serviced first because it is vector 16, and UART receive data is vector 20.

## Service Routines

Before an interrupt request can be granted, a) interrupts must be enabled, b) the level must be enabled, c) it must be the highest priority interrupting level, d) it must be enabled at the interrupting source, and e) it must have the highest priority within the level.

If all this occurs, an interrupt request is granted.

The Super8 then enters an interrupt machine cycle that completes the following sequence:

- It resets the Interrupt Enable bit to disable all subsequent interrupts.
- It saves the Program Counter and status flags on the stack.
- It branches to the address contained within the vector location for the interrupt.
- It passes control to the interrupt servicing routine.

When the interrupt servicing routine has serviced the interrupt, it should issue an interrupt return (IRET) instruction. This restores the Program Counter and status flags and sets the Interrupt Enable bit in the System Mode register.

## Fast Interrupt Processing

The Super8 provides a feature called fast interrupt processing, which completes the interrupt servicing in 6 clock periods instead of the usual 22.

Two hardware registers support fast interrupts. The Instruction Pointer (IP) holds the starting address of the service routine, and saves the PC value when a fast interrupt occurs. A dedicated register, FLAG', saves the contents of the FLAGS register when a fast interrupt occurs.

To use this feature, load the address of the service routine in the Instruction Pointer, load the level number into the Fast Interrupt Select field, and turn on the Fast Interrupt Enable bit in the System Mode register.

When an interrupt occurs in the level selected for fast interrupt processing, the following occurs:

- The contents of the Instruction Pointer and Program Counter are swapped.
- The contents of the Flag register are copied into FLAG'.
- The Fast Interrupt Status Bit in FLAGS is set.
- The interrupt is serviced.
- When IRET is issued after the interrupt service routine is completed, the Instruction Pointer and Program Counter are swapped again.

- The contents of FLAG' are copied back into the Flag register
- The Fast Interrupt Status bit in FLAGS is cleared.

The interrupt servicing routine selected for fast processing should be written so that the location after the IRET instruction is the entry point the next time the (same) routine is used.

## Level or Edge Triggered

Because internal interrupt requests are levels and interrupt requests from the outside are (usually) edges, the hardware for external interrupts uses edge-triggered flip-flops to convert the edges to levels.

The level-activated system requires that interrupt-serving software perform some action to remove the interrupting source. The action involved in serving the interrupt may remove the source, or the software may have to actually reset the flip-flops by writing to the corresponding Interrupt Pending register.

## STACK OPERATION

The Super8 architecture supports stack operations in the register file or in data memory. Bit 1 in the external Memory Timing register (R254 bank 0) selects between the two.

Register pair 216-217 forms the Stack Pointer used for all stack operations. R216 is the MSB and R217 is the LSB.

The Stack Pointer always points to data stored on the top of the stack. The address is decremented prior to a PUSH and incremented after a POP.

The stack is also used as a return stack for CALLs and interrupts. During a CALL, the contents of the PC are saved on the stack, to be restored later. Interrupts cause the contents of the PC and FLAGS to be saved on the stack, for recovery by IRET when the interrupt is finished.

When the Super8 is configured for an internal stack (using the register file), R217 contains the Stack Pointer. R216 may be used as a general-purpose register, but its contents are changed if an overflow or underflow, occurs as the result of incrementing or decrementing the stack address during normal stack operations.

## User-Defined Stacks

The Super8 provides for user-defined stacks in both the register file and program or data memory. These can be made to increment or decrement on a push by the choice of opcodes. For example, to implement a stack that grows from low

## DC CHARACTERISTICS

Table 23.DC Characteristics

| Symbol   | Parameter                | Min  | Max      | Unit    | Condition                          |
|----------|--------------------------|------|----------|---------|------------------------------------|
| $V_{CH}$ | Clock Input High Voltage | 3.8  | $V_{CC}$ | V       | Driven by External Clock Generator |
| $V_{CL}$ | Clock Input Low Voltage  | -0.3 | 0.8      | V       | Driven by External Clock Generator |
| $V_{IH}$ | Input High Voltage       | 2.2  | $V_{CC}$ | V       |                                    |
| $V_{IL}$ | Input Low Voltage        | -0.3 | 0.8      | V       |                                    |
| $V_{RH}$ | Reset Input High Voltage | 3.8  | $V_{CC}$ | V       |                                    |
| $V_{RL}$ | Reset Input Low Voltage  | -0.3 | 0.8      | V       |                                    |
| $V_{OH}$ | Output High Voltage      | 2.4  |          | V       | $I_{OH} = -400 \mu A$              |
| $V_{OL}$ | Output Low Voltage       |      | 0.4      | V       | $I_{OL} = +4.0 mA$                 |
| $I_{IL}$ | Input Leakage            | -10  | 10       | $\mu A$ |                                    |
| $I_{OL}$ | Output Leakage           | -10  | 10       | $\mu A$ |                                    |
| $I_{IR}$ | Reset Input Current      |      | -50      | $\mu A$ |                                    |
| $I_{CC}$ | VCC Supply Current       |      | 320      | mA      |                                    |

## INPUT HANDSHAKE TIMING




Figure 22.Fully Interlocked Mode

## OUTPUT HANDSHAKE TIMING




Figure 24. Fully Interlocked Mode




Figure 25. Strobed Mode

## AC CHARACTERISTICS (12 MHz, 20 MHz)

### Output Handshake

Table 25. AC Characteristics (12 MHz, 20 MHz) Output Handshake

| Number | Symbol                    | Parameter   | Min | Max | Notes <sup>1,2</sup> |
|--------|---------------------------|---|-----|-----|----------------------|
| 1      | TdDO(DAV)                 | Data Out to $\overline{\text{DAV}}$ $\downarrow$ Delay                | 90  |     | Note <sup>3,4</sup>  |
| 2      | TdRDYr(DAV)               | RDY $\uparrow$ Input to $\overline{\text{DAV}}$ $\downarrow$ Delay    | 0   | 110 | Note <sup>3</sup>    |
| 3      | TdDAVO <sub>f</sub> (RDY) | $\overline{\text{DAV}}$ $\downarrow$ Output to RDY $\downarrow$ Delay | 0   |     |                      |
| 4      | TdRDY <sub>f</sub> (DAV)  | RDY $\downarrow$ Input to $\overline{\text{DAV}}$ $\uparrow$ Delay    | 0   | 110 | Note <sup>3</sup>    |
| 5      | TdDAVO <sub>r</sub> (RDY) | $\overline{\text{DAV}}$ $\uparrow$ Output to RDY $\uparrow$ Delay     | 0   |     |                      |
| 6      | TwDAVO                    | $\overline{\text{DAV}}$ Output Width                                  | 150 |     | Note <sup>4</sup>    |

1. Times are preliminary and subject to change.

2. Times given are in ns.

3. Standard Test Load

4. Time given is for zero value in Deskew Counter. For nonzero value of n where n = 1, 2, . . . 15 add 2 x n x TpC to the given time.