

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	19
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-LSSOP (0.220", 5.60mm Width)
Supplier Device Package	24-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f213g6ddsp-u0

1.4 Pin Assignment

Figure 1.3 shows Pin Assignment (Top View). Table 1.4 outlines the Pin Name Information by Pin Number.




Figure 1.3 Pin Assignment (Top View)

1.5 Pin Functions

Table 1.5 lists Pin Functions.

Table 1.5 Pin Functions

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	—	Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	—	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input “L” on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins ⁽¹⁾ . To use an external clock, input it to the XOUT pin and leave the XIN pin open.
XIN clock output	XOUT	I/O	
XCIN clock input	XCIN	I	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT pins ⁽¹⁾ . To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
XCIN clock output	XCOUT	O	
INT interrupt input	INT0, INT1, INT3	I	INT interrupt input pins. INT0 is timer RB, and RC input pin.
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	O	Timer RA output pin
Timer RB	TRBO	O	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins
Serial interface	CLK0, CLK2	I/O	Transfer clock I/O pins
	RXD0, RXD2	I	Serial data input pins
	TXD0, TXD2	O	Serial data output pins
	CTS2	I	Transmission control input pin
	RTS2	O	Reception control output pin
	SCL2	I/O	I ² C mode clock I/O pin
	SDA2	I/O	I ² C mode data I/O pin
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter
A/D converter	AN0, AN1, AN5, AN6, AN8 to AN11	I	Analog input pins to A/D converter
	ADTRG	I	A/D external trigger input pin
Comparator B	IVCMP1, IVCMP3	I	Comparator B analog voltage input pins
	IVREF1, IVREF3	I	Comparator B reference voltage input pins
I/O port	P0_1, P0_2, P0_6, P0_7, P1_0 to P1_7, P3_3 to P3_5, P3_7, P4_5 to P4_7	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. All ports can be used as LED drive ports.
Input port	P4_2	I	Input-only port

I: Input O: Output I/O: Input and output

Note:

1. Refer to the oscillator manufacturer for oscillation characteristics.

2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

Table 4.2 SFR Information (2) (1)

Address	Register	Symbol	After Reset
003Ah	Voltage Monitor 2 Circuit Control Register	VW2C	10000010b
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			
0040h			
0041h	Flash Memory Ready Interrupt Control Register	FMRDYIC	XXXXX000b
0042h			
0043h			
0044h			
0045h			
0046h			
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h			
0049h			
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
004Ch	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh			
0050h			
0051h	UART0 Transmit Interrupt Control Register	S0TIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	S0RIC	XXXXX000b
0053h			
0054h			
0055h			
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INT0IC	XX00X000b
005Eh	UART2 Bus Collision Detection Interrupt Control Register	U2BCNIC	XXXXX000b
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch			
006Dh			
006Eh			
006Fh			
0070h			
0071h			
0072h	Voltage Monitor 1 Interrupt Control Register	VCMP1IC	XXXXX000b
0073h	Voltage Monitor 2 Interrupt Control Register	VCMP2IC	XXXXX000b
0074h			
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.3 SFR Information (3) (1)

Address	Register	Symbol	After Reset
0080h			
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h			
0089h			
008Ah			
008Bh			
008Ch			
008Dh			
008Eh			
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit / Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh XXh
00A3h			
00A4h	UART0 Transmit / Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit / Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	U0RB	XXh XXh
00A7h			
00A8h	UART2 Transmit / Receive Mode Register	U2MR	00h
00A9h	UART2 Bit Rate Register	U2BRG	XXh
00AAh	UART2 Transmit Buffer Register	U2TB	XXh XXh
00ABh			
00ACh	UART2 Transmit / Receive Control Register 0	U2C0	00001000b
00ADh	UART2 Transmit / Receive Control Register 1	U2C1	00000010b
00AEh	UART2 Receive Buffer Register	U2RB	XXh XXh
00AFh			
00B0h	UART2 Digital Filter Function Select Register	URXDF	00h
00B1h			
00B2h			
00B3h			
00B4h			
00B5h			
00B6h			
00B7h			
00B8h			
00B9h			
00BAh			
00BBh	UART2 Special Mode Register 5	U2SMR5	00h
00BCh	UART2 Special Mode Register 4	U2SMR4	00h
00BDh	UART2 Special Mode Register 3	U2SMR3	000X0X0Xb
00BEh	UART2 Special Mode Register 2	U2SMR2	X0000000b
00BFh	UART2 Special Mode Register	U2SMR	X0000000b

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.6 SFR Information (6) (1)

Address	Register	Symbol	After Reset
0180h	Timer RA Pin Select Register	TRASR	00h
0181h	Timer RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h			
0185h			
0186h			
0187h			
0188h	UART0 Pin Select Register	U0SR	00h
0189h			
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch			
018Dh			
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
0190h			
0191h			
0192h			
0193h			
0194h			
0195h			
0196h			
0197h			
0198h			
0199h			
019Ah			
019Bh			
019Ch			
019Dh			
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B1h			
01B2h	Flash Memory Status Register	FST	10000X00b
01B3h			
01B4h	Flash Memory Control Register 0	FMR0	00h
01B5h	Flash Memory Control Register 1	FMR1	00h
01B6h	Flash Memory Control Register 2	FMR2	00h
01B7h			
01B8h			
01B9h			
01BAh			
01BBh			
01BCh			
01BDh			
01BEh			
01BFh			

X: Undefined

Note:

- The blank areas are reserved and cannot be accessed by users.

Table 4.8 ID Code Areas and Option Function Select Area

Address	Register	Symbol	After Reset
:			
FFDBh	Option Function Select Register 2	OFS2	(Note 1)
:			
FFDFh	ID1		(Note 2)
:			
FFE3h	ID2		(Note 2)
:			
FFEBh	ID3		(Note 2)
:			
FFEFh	ID4		(Note 2)
:			
FFF3h	ID5		(Note 2)
:			
FFF7h	ID6		(Note 2)
:			
FFFFBh	ID7		(Note 2)
:			
FFFFh	Option Function Select Register	OFS	(Note 1)

Notes:

1. The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.
Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.
When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user.
When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.
2. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.
Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh.
When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user.
When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.

Table 5.2 Recommended Operating Conditions

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
V _{CC} /AV _{CC}	Supply voltage		1.8	—	5.5	V
V _{SS} /AV _{SS}	Supply voltage		—	0	—	V
V _{IH}	Input "H" voltage Other than CMOS input	CMOS input Input level switching function (I/O port)	4.0 V ≤ V _{CC} ≤ 5.5 V	0.5 V _{CC}	—	V _{CC} V
			2.7 V ≤ V _{CC} < 4.0 V	0.55 V _{CC}	—	V _{CC} V
			1.8 V ≤ V _{CC} < 2.7 V	0.65 V _{CC}	—	V _{CC} V
			4.0 V ≤ V _{CC} ≤ 5.5 V	0.65 V _{CC}	—	V _{CC} V
			2.7 V ≤ V _{CC} < 4.0 V	0.7 V _{CC}	—	V _{CC} V
			1.8 V ≤ V _{CC} < 2.7 V	0.8 V _{CC}	—	V _{CC} V
			4.0 V ≤ V _{CC} ≤ 5.5 V	0.85 V _{CC}	—	V _{CC} V
			2.7 V ≤ V _{CC} < 4.0 V	0.85 V _{CC}	—	V _{CC} V
			1.8 V ≤ V _{CC} < 2.7 V	0.85 V _{CC}	—	V _{CC} V
			External clock input (XOUT)		1.2	— V _{CC} V
V _{IL}	Input "L" voltage Other than CMOS input	CMOS input Input level switching function (I/O port)	4.0 V ≤ V _{CC} ≤ 5.5 V	0	—	0.2 V _{CC} V
			2.7 V ≤ V _{CC} < 4.0 V	0	—	0.2 V _{CC} V
			1.8 V ≤ V _{CC} < 2.7 V	0	—	0.2 V _{CC} V
			4.0 V ≤ V _{CC} ≤ 5.5 V	0	—	0.4 V _{CC} V
			2.7 V ≤ V _{CC} < 4.0 V	0	—	0.3 V _{CC} V
			1.8 V ≤ V _{CC} < 2.7 V	0	—	0.2 V _{CC} V
			4.0 V ≤ V _{CC} ≤ 5.5 V	0	—	0.55 V _{CC} V
			2.7 V ≤ V _{CC} < 4.0 V	0	—	0.45 V _{CC} V
			1.8 V ≤ V _{CC} < 2.7 V	0	—	0.35 V _{CC} V
			External clock input (XOUT)		0	— 0.4 V
I _{OH(sum)}	Peak sum output "H" current	Sum of all pins I _{OH(peak)}		—	—	-160 mA
I _{OH(sum)}	Average sum output "H" current	Sum of all pins I _{OH(avg)}		—	—	-80 mA
I _{OH(peak)}	Peak output "H" current	Drive capacity Low		—	—	-10 mA
		Drive capacity High		—	—	-40 mA
I _{OH(avg)}	Average output "H" current	Drive capacity Low		—	—	-5 mA
		Drive capacity High		—	—	-20 mA
I _{OL(sum)}	Peak sum output "L" current	Sum of all pins I _{OL(peak)}		—	—	160 mA
I _{OL(sum)}	Average sum output "L" current	Sum of all pins I _{OL(avg)}		—	—	80 mA
I _{OL(peak)}	Peak output "L" current	Drive capacity Low		—	—	10 mA
		Drive capacity High		—	—	40 mA
I _{OL(avg)}	Average output "L" current	Drive capacity Low		—	—	5 mA
		Drive capacity High		—	—	20 mA
f(XIN)	XIN clock input oscillation frequency		2.7 V ≤ V _{CC} ≤ 5.5 V	—	—	20 MHz
			1.8 V ≤ V _{CC} < 2.7 V	—	—	5 MHz
f(XCIN)	XCIN clock input oscillation frequency		1.8 V ≤ V _{CC} ≤ 5.5 V	—	32.768	50 kHz
f _{OCO40M}	When used as the count source for timer RC (3)		2.7 V ≤ V _{CC} ≤ 5.5 V	32	—	40 MHz
f _{OCO-F}	f _{OCO-F} frequency		2.7 V ≤ V _{CC} ≤ 5.5 V	—	—	20 MHz
			1.8 V ≤ V _{CC} < 2.7 V	—	—	5 MHz
—	System clock frequency		2.7 V ≤ V _{CC} ≤ 5.5 V	—	—	20 MHz
			1.8 V ≤ V _{CC} < 2.7 V	—	—	5 MHz
f(BCLK)	CPU clock frequency		2.7 V ≤ V _{CC} ≤ 5.5 V	—	—	20 MHz
			1.8 V ≤ V _{CC} < 2.7 V	—	—	5 MHz

Notes:

1. V_{CC} = 1.8 to 5.5 V at T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. The average output current indicates the average value of current measured during 100 ms.
3. f_{OCO40M} can be used as the count source for timer RC in the range of V_{CC} = 2.7 V to 5.5 V.




Figure 5.1 Ports P0, P1, P3, P4 Timing Measurement Circuit

Table 5.3 A/D Converter Characteristics

Symbol	Parameter	Conditions	Standard			Unit			
			Min.	Typ.	Max.				
-	Resolution	$V_{ref} = AVCC$	-	-	10	Bit			
-	Absolute accuracy	10-bit mode	$V_{ref} = AVCC = 5.0 \text{ V}$	AN0, AN1, AN5, AN6, AN8 to AN11 input	-	-	± 3 LSB		
			$V_{ref} = AVCC = 3.3 \text{ V}$	AN0, AN1, AN5, AN6, AN8 to AN11 input	-	-	± 5 LSB		
			$V_{ref} = AVCC = 3.0 \text{ V}$	AN0, AN1, AN5, AN6, AN8 to AN11 input	-	-	± 5 LSB		
			$V_{ref} = AVCC = 2.2 \text{ V}$	AN0, AN1, AN5, AN6, AN8 to AN11 input	-	-	± 5 LSB		
		8-bit mode	$V_{ref} = AVCC = 5.0 \text{ V}$	AN0, AN1, AN5, AN6, AN8 to AN11 input	-	-	± 2 LSB		
			$V_{ref} = AVCC = 3.3 \text{ V}$	AN0, AN1, AN5, AN6, AN8 to AN11 input	-	-	± 2 LSB		
			$V_{ref} = AVCC = 3.0 \text{ V}$	AN0, AN1, AN5, AN6, AN8 to AN11 input	-	-	± 2 LSB		
			$V_{ref} = AVCC = 2.2 \text{ V}$	AN0, AN1, AN5, AN6, AN8 to AN11 input	-	-	± 2 LSB		
ϕAD	A/D conversion clock	$4.0 \leq V_{ref} = AVCC \leq 5.5 \text{ V}$ (2)			2	-	20 MHz		
		$3.2 \leq V_{ref} = AVCC \leq 5.5 \text{ V}$ (2)			2	-	16 MHz		
		$2.7 \leq V_{ref} = AVCC \leq 5.5 \text{ V}$ (2)			2	-	10 MHz		
		$2.2 \leq V_{ref} = AVCC \leq 5.5 \text{ V}$ (2)			2	-	5 MHz		
-	Tolerance level impedance				-	3	-	$k\Omega$	
tconv	Conversion time	10-bit mode	$V_{ref} = AVCC = 5.0 \text{ V}, \phi AD = 20 \text{ MHz}$			2.15	-	-	μs
		8-bit mode	$V_{ref} = AVCC = 5.0 \text{ V}, \phi AD = 20 \text{ MHz}$			2.15	-	-	μs
tsamp	Sampling time	$\phi AD = 20 \text{ MHz}$			0.75	-	-	μs	
IVref	V _{ref} current	$V_{cc} = 5 \text{ V}, XIN = f1 = \phi AD = 20 \text{ MHz}$			-	45	-	μA	
V _{ref}	Reference voltage				2.2	-	AVcc	V	
VIa	Analog input voltage (3)				0	-	V _{ref}	V	
OCVREF	On-chip reference voltage	$2 \text{ MHz} \leq \phi AD \leq 4 \text{ MHz}$			1.19	1.34	1.49	V	

Notes:

1. $V_{cc}/AVcc = V_{ref} = 2.2$ to 5.5 V , $V_{ss} = 0 \text{ V}$ at $T_{opr} = -20$ to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-current-consumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.
3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Table 5.4 Comparator B Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V _{ref}	IVREF1, IVREF3 input reference voltage		0	-	V _{cc} - 1.4	V
V _i	IVCMP1, IVCMP3 input voltage		-0.3	-	V _{cc} + 0.3	V
-	Offset		-	5	100	mV
t _d	Comparator output delay time (2)	$V_i = V_{ref} \pm 100 \text{ mV}$	-	0.1	-	μs
I _{CMP}	Comparator operating current	$V_{cc} = 5.0 \text{ V}$	-	17.5	-	μA

Notes:

1. $V_{cc} = 2.7$ to 5.5 V , $T_{opr} = -20$ to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. When the digital filter is disabled.

Table 5.5 Flash Memory (Program ROM) Electrical Characteristics

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
–	Program/erase endurance (2)		1,000 (3)	–	–	times
–	Byte program time		–	80	500	μs
–	Block erase time		–	0.3	–	s
td(SR-SUS)	Time delay from suspend request until suspend		–	–	5+CPU clock × 3 cycles	ms
–	Interval from erase start/restart until following suspend request		0	–	–	μs
–	Time from suspend until erase restart		–	–	30+CPU clock × 1 cycle	μs
td(CMDRST-READY)	Time from when command is forcibly stopped until reading is enabled		–	–	30+CPU clock × 1 cycle	μs
–	Program, erase voltage		2.7	–	5.5	V
–	Read voltage		1.8	–	5.5	V
–	Program, erase temperature		0	–	60	°C
–	Data hold time (7)	Ambient temperature = 55°C	20	–	–	year

Notes:

1. V_{CC} = 2.7 to 5.5 V at T_{opr} = 0 to 60°C, unless otherwise specified.
2. Definition of programming/erasure endurance
The programming and erasure endurance is defined on a per-block basis.
If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
7. The data hold time includes time that the power supply is off or the clock is not supplied.


**Figure 5.2 Time delay until Suspend**

Table 5.6 Voltage Detection 0 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V _{det0}	Voltage detection level V _{det0_0} (2)		1.80	1.90	2.05	V
	Voltage detection level V _{det0_1} (2)		2.15	2.35	2.50	V
	Voltage detection level V _{det0_2} (2)		2.70	2.85	3.05	V
	Voltage detection level V _{det0_3} (2)		3.55	3.80	4.05	V
–	Voltage detection 0 circuit response time (4)	At the falling of Vcc from 5 V to (V _{det0_0} – 0.1) V	–	6	150	μs
–	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	–	1.5	–	μA
td(E-A)	Waiting time until voltage detection circuit operation starts (3)		–	–	100	μs

Notes:

1. The measurement condition is Vcc = 1.8 V to 5.5 V and T_{opr} = –20 to 85°C (N version) / –40 to 85°C (D version).
2. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.
3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.
4. Time until the voltage monitor 0 reset is generated after the voltage passes V_{det0}.

Table 5.7 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V _{det1}	Voltage detection level V _{det1_0} (2)	At the falling of Vcc	2.00	2.20	2.40	V
	Voltage detection level V _{det1_1} (2)	At the falling of Vcc	2.15	2.35	2.55	V
	Voltage detection level V _{det1_2} (2)	At the falling of Vcc	2.30	2.50	2.70	V
	Voltage detection level V _{det1_3} (2)	At the falling of Vcc	2.45	2.65	2.85	V
	Voltage detection level V _{det1_4} (2)	At the falling of Vcc	2.60	2.80	3.00	V
	Voltage detection level V _{det1_5} (2)	At the falling of Vcc	2.75	2.95	3.15	V
	Voltage detection level V _{det1_6} (2)	At the falling of Vcc	2.85	3.10	3.40	V
	Voltage detection level V _{det1_7} (2)	At the falling of Vcc	3.00	3.25	3.55	V
	Voltage detection level V _{det1_8} (2)	At the falling of Vcc	3.15	3.40	3.70	V
	Voltage detection level V _{det1_9} (2)	At the falling of Vcc	3.30	3.55	3.85	V
	Voltage detection level V _{det1_A} (2)	At the falling of Vcc	3.45	3.70	4.00	V
	Voltage detection level V _{det1_B} (2)	At the falling of Vcc	3.60	3.85	4.15	V
	Voltage detection level V _{det1_C} (2)	At the falling of Vcc	3.75	4.00	4.30	V
	Voltage detection level V _{det1_D} (2)	At the falling of Vcc	3.90	4.15	4.45	V
	Voltage detection level V _{det1_E} (2)	At the falling of Vcc	4.05	4.30	4.60	V
	Voltage detection level V _{det1_F} (2)	At the falling of Vcc	4.20	4.45	4.75	V
–	Hysteresis width at the rising of Vcc in voltage detection 1 circuit	V _{det1_0} to V _{det1_5} selected	–	0.07	–	V
		V _{det1_6} to V _{det1_F} selected	–	0.10	–	V
–	Voltage detection 1 circuit response time (3)	At the falling of Vcc from 5 V to (V _{det1_0} – 0.1) V	–	60	150	μs
–	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	–	1.7	–	μA
td(E-A)	Waiting time until voltage detection circuit operation starts (4)		–	–	100	μs

Notes:

1. The measurement condition is Vcc = 1.8 V to 5.5 V and T_{opr} = –20 to 85°C (N version) / –40 to 85°C (D version).
2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes V_{det1}.
4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

Table 5.13 Electrical Characteristics (1) [4.2 V ≤ Vcc ≤ 5.5 V]


Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
VOH	Output "H" voltage	Other than XOUT	Drive capacity High Vcc = 5V IOH = -20 mA	Vcc - 2.0	-	Vcc V
			Drive capacity Low Vcc = 5V IOH = -5 mA	Vcc - 2.0	-	Vcc V
	XOUT	Vcc = 5V	IOH = -200 μA	1.0	-	Vcc V
VOL	Output "L" voltage	Other than XOUT	Drive capacity High Vcc = 5V IOL = 20 mA	-	-	2.0 V
			Drive capacity Low Vcc = 5V IOL = 5 mA	-	-	2.0 V
	XOUT	Vcc = 5V	IOL = 200 μA	-	-	0.5 V
VT+VT-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRQ, TRCCLK, ADTRG, RXD0, RXD2, CLK0, CLK2		0.1	1.2	- V
		RESET		0.1	1.2	- V
I _{IH}	Input "H" current	VI = 5 V, Vcc = 5.0V	-	-	5.0	μA
I _{IL}	Input "L" current	VI = 0 V, Vcc = 5.0V	-	-	-5.0	μA
R _{PULLUP}	Pull-up resistance	VI = 0 V, Vcc = 5.0V	25	50	100	kΩ
R _{RXIN}	Feedback resistance	XIN		-	0.3	MΩ
R _{RXCIN}	Feedback resistance	XCIN		-	8	MΩ
V _{RAM}	RAM hold voltage	During stop mode	1.8	-	-	V

Note:

- 4.2 V ≤ Vcc ≤ 5.5 V at T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 20 MHz, unless otherwise specified.

Table 5.17 Serial Interface


Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLK <i>i</i> input cycle time	200	—	ns
$t_{w(CKH)}$	CLK <i>i</i> input "H" width	100	—	ns
$t_{w(CKL)}$	CLK <i>i</i> input "L" width	100	—	ns
$t_{d(C-Q)}$	TXD <i>i</i> output delay time	—	50	ns
$t_{h(C-Q)}$	TXD <i>i</i> hold time	0	—	ns
$t_{su(D-C)}$	RXD <i>i</i> input setup time	50	—	ns
$t_{h(C-D)}$	RXD <i>i</i> input hold time	90	—	ns

 $i = 0, 2$ **Figure 5.6 Serial Interface Timing Diagram when $V_{CC} = 5\text{ V}$** **Table 5.18 External Interrupt $\overline{\text{INT}}_i$ ($i = 0, 1, 3$) Input, Key Input Interrupt $\overline{\text{K}}_i$ ($i = 0$ to 3)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(\text{INH})}$	$\overline{\text{INT}}_i$ input "H" width, $\overline{\text{K}}_i$ input "H" width	250 (1)	—	ns
$t_{w(\text{INL})}$	$\overline{\text{INT}}_i$ input "L" width, $\overline{\text{K}}_i$ input "L" width	250 (2)	—	ns

Notes:

- When selecting the digital filter by the $\overline{\text{INT}}_i$ input filter select bit, use an $\overline{\text{INT}}_i$ input HIGH width of either (1/digital filter clock frequency $\times 3$) or the minimum value of standard, whichever is greater.
- When selecting the digital filter by the $\overline{\text{INT}}_i$ input filter select bit, use an $\overline{\text{INT}}_i$ input LOW width of either (1/digital filter clock frequency $\times 3$) or the minimum value of standard, whichever is greater.


**Figure 5.7 Input Timing for External Interrupt $\overline{\text{INT}}_i$ and Key Input Interrupt $\overline{\text{K}}_i$ when $V_{CC} = 5\text{ V}$**

**Table 5.20 Electrical Characteristics (4) [2.7 V ≤ Vcc < 3.3 V]
(Topr = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter	Condition	Standard			Unit	
			Min.	Typ.	Max.		
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open, other pins are Vss	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	–	3.5	10	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	1.5	7.5	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	–	7.0	15	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	3.0	–	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	–	4.0	–	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	1.5	–	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTTRC = 1	–	1	–	mA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	–	90	390	μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0	–	80	400	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	–	40	–	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	–	15	90	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	–	4	80	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	–	3.5	–	μA
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	–	2.0	5.0	μA
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	–	5.0	–	μA

Table 5.23 Serial Interface

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLK <i>i</i> input cycle time	300	—	ns
$t_{w(CKH)}$	CLK <i>i</i> input "H" width	150	—	ns
$t_{w(CKL)}$	CLK <i>i</i> Input "L" width	150	—	ns
$t_{d(C-Q)}$	TXD <i>i</i> output delay time	—	80	ns
$t_{h(C-Q)}$	TXD <i>i</i> hold time	0	—	ns
$t_{su(D-C)}$	RXD <i>i</i> input setup time	70	—	ns
$t_{h(C-D)}$	RXD <i>i</i> input hold time	90	—	ns

 $i = 0, 2$ **Figure 5.10 Serial Interface Timing Diagram when $V_{CC} = 3 \text{ V}$** **Table 5.24 External Interrupt $\overline{\text{INT}}_i$ ($i = 0, 1, 3$) Input, Key Input Interrupt $\overline{\text{K}}_i$ ($i = 0$ to 3)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(\text{INH})}$	$\overline{\text{INT}}_i$ input "H" width, $\overline{\text{K}}_i$ input "H" width	380 (1)	—	ns
$t_{w(\text{INL})}$	$\overline{\text{INT}}_i$ input "L" width, $\overline{\text{K}}_i$ input "L" width	380 (2)	—	ns

Notes:

- When selecting the digital filter by the $\overline{\text{INT}}_i$ input filter select bit, use an $\overline{\text{INT}}_i$ input HIGH width of either (1/digital filter clock frequency \times 3) or the minimum value of standard, whichever is greater.
- When selecting the digital filter by the $\overline{\text{INT}}_i$ input filter select bit, use an $\overline{\text{INT}}_i$ input LOW width of either (1/digital filter clock frequency \times 3) or the minimum value of standard, whichever is greater.


**Figure 5.11 Input Timing for External Interrupt $\overline{\text{INT}}_i$ and Key Input Interrupt $\overline{\text{K}}_i$ when $V_{CC} = 3 \text{ V}$**

Table 5.25 Electrical Characteristics (5) [1.8 V ≤ Vcc < 2.7 V]

Symbol	Parameter	Condition	Standard			Unit		
			Min.	Typ.	Max.			
VOH	Output "H" voltage	Other than XOUT	Drive capacity High	I _{OH} = -2 mA	V _{CC} - 0.5	-	V _{CC}	
			Drive capacity Low	I _{OH} = -1 mA	V _{CC} - 0.5	-	V _{CC}	
		XOUT		I _{OH} = -200 μA	1.0	-	V _{CC}	
VOL	Output "L" voltage	Other than XOUT	Drive capacity High	I _{OL} = 2 mA	-	-	0.5	
			Drive capacity Low	I _{OL} = 1 mA	-	-	0.5	
		XOUT		I _{OL} = 200 μA	-	-	0.5	
VT+VT-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXD0, RXD2, CLK0, CLK2			0.05	0.2	-	V
		RESET			0.05	0.20	-	V
I _{IH}	Input "H" current		VI = 2.2 V, V _{CC} = 2.2 V	-	-	4.0	μA	
I _{IL}	Input "L" current		VI = 0 V, V _{CC} = 2.2 V	-	-	-4.0	μA	
R _{PULLUP}	Pull-up resistance		VI = 0 V, V _{CC} = 2.2 V	70	140	300	kΩ	
R _{IXIN}	Feedback resistance	XIN		-	0.3	-	MΩ	
R _{IXCIN}	Feedback resistance	XCIN		-	8	-	MΩ	
V _{RAM}	RAM hold voltage		During stop mode	1.8	-	-	V	

Note:

1. 1.8 V ≤ V_{CC} < 2.7 V at T_{OPR} = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 5 MHz, unless otherwise specified.

**Table 5.26 Electrical Characteristics (6) [1.8 V ≤ Vcc < 2.7 V]
(Topr = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
Icc	Power supply current (Vcc = 1.8 to 2.7 V) Single-chip mode, output pins are open, other pins are Vss	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	—	2.2	— mA
			XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	—	0.8	— mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	—	2.5	10 mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	—	1.7	— mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTTRC = 1	—	1	— mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	—	90	300 μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0	—	80	350 μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	—	40	— μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	—	15	90 μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	—	4	80 μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	—	3.5	— μA
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	—	2.0	5 μA
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	—	5.0	— μA

Timing Requirements (Unless Otherwise Specified: V_{CC} = 2.2 V, V_{SS} = 0 V at T_{OPR} = 25°C)

Table 5.27 External clock input (XOUT, XCIN)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _c (XOUT)	XOUT input cycle time	200	—	ns
t _{WH} (XOUT)	XOUT input "H" width	90	—	ns
t _{WL} (XOUT)	XOUT input "L" width	90	—	ns
t _c (XCIN)	XCIN input cycle time	14	—	μs
t _{WH} (XCIN)	XCIN input "H" width	7	—	μs
t _{WL} (XCIN)	XCIN input "L" width	7	—	μs




Figure 5.12 External Clock Input Timing Diagram when V_{CC} = 2.2 V

Table 5.28 TRAIO Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _c (TRAIO)	TRAIO input cycle time	500	—	ns
t _{WH} (TRAIO)	TRAIO input "H" width	200	—	ns
t _{WL} (TRAIO)	TRAIO input "L" width	200	—	ns




Figure 5.13 TRAIO Input Timing Diagram when V_{CC} = 2.2 V

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the “Packages” section of the Renesas Technology website.

