

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Details	
Product Status	Active
Core Processor	AVR
Core Size	8/16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	50
Program Memory Size	128KB (64K x 16)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atxmega128c3-aur

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

10. Power Management and Sleep Modes

10.1 Features

- Power management for adjusting power consumption and functions
- Five sleep modes
 - Idle
 - Power down
 - Power save
 - Standby
 - Extended standby
- Power reduction register to disable clock and turn off unused peripherals in active and idle modes

10.2 Overview

Various sleep modes and clock gating are provided in order to tailor power consumption to application requirements. This enables the Atmel AVR XMEGA microcontroller to stop unused modules to save power.

All sleep modes are available and can be entered from active mode. In active mode, the CPU is executing application code. When the device enters sleep mode, program execution is stopped and interrupts or a reset is used to wake the device again. The application code decides which sleep mode to enter and when. Interrupts from enabled peripherals and all enabled reset sources can restore the microcontroller from sleep to active mode.

In addition, power reduction registers provide a method to stop the clock to individual peripherals from software. When this is done, the current state of the peripheral is frozen, and there is no power consumption from that peripheral. This reduces the power consumption in active mode and idle sleep modes and enables much more fine-tuned power management than sleep modes alone.

10.3 Sleep Modes

Sleep modes are used to shut down modules and clock domains in the microcontroller in order to save power. XMEGA microcontrollers have five different sleep modes tuned to match the typical functional stages during application execution. A dedicated sleep instruction (SLEEP) is available to enter sleep mode. Interrupts are used to wake the device from sleep, and the available interrupt wake-up sources are dependent on the configured sleep mode. When an enabled interrupt occurs, the device will wake up and execute the interrupt service routine before continuing normal program execution from the first instruction after the SLEEP instruction. If other, higher priority interrupts are pending when the wake-up occurs, their interrupt service routines will be executed according to their priority before the interrupt service routine for the wake-up interrupt is executed. After wake-up, the CPU is halted for four cycles before execution starts.

The content of the register file, SRAM and registers are kept during sleep. If a reset occurs during sleep, the device will reset, start up, and execute from the reset vector.

10.3.1 Idle Mode

In idle mode the CPU and nonvolatile memory are stopped (note that any ongoing programming will be completed), but all peripherals, including the interrupt controller, and event system are kept running. Any enabled interrupt will wake the device.

10.3.2 Power-down Mode

In power-down mode, all clocks, including the real-time counter clock source, are stopped. This allows operation only of asynchronous modules that do not require a running clock. The only interrupts that can wake up the MCU are the twowire interface address match interrupt, asynchronous port interrupts, and the USB resume interrupt.

21. TWI – Two-Wire Interface

21.1 Features

- Two Identical two-wire interface peripherals
 - Bidirectional, two-wire communication interface
 - Phillips I²C compatible
 - System Management Bus (SMBus) compatible
- Bus master and slave operation supported
 - Slave operation
 - Single bus master operation
 - Bus master in multi-master bus environment
 - Multi-master arbitration
- Flexible slave address match functions
 - 7-bit and general call address recognition in hardware
 - 10-bit addressing supported
 - Address mask register for dual address match or address range masking
 - Optional software address recognition for unlimited number of addresses
- Slave can operate in all sleep modes, including power-down
- Slave address match can wake device from all sleep modes
- 100kHz and 400kHz bus frequency support
- Slew-rate limited output drivers
- Input filter for bus noise and spike suppression
- Support arbitration between start/repeated start and data bit (SMBus)
- Slave arbitration allows support for address resolve protocol (ARP) (SMBus)

21.2 Overview

The two-wire interface (TWI) is a bidirectional, two-wire communication interface. It is I^2C and System Management Bus (SMBus) compatible. The only external hardware needed to implement the bus is one pull-up resistor on each bus line.

A device connected to the bus must act as a master or a slave. The master initiates a data transaction by addressing a slave on the bus and telling whether it wants to transmit or receive data. One bus can have many slaves and one or several masters that can take control of the bus. An arbitration process handles priority if more than one master tries to transmit data at the same time. Mechanisms for resolving bus contention are inherent in the protocol.

The TWI module supports master and slave functionality. The master and slave functionality are separated from each other, and can be enabled and configured separately. The master module supports multi-master bus operation and arbitration. It contains the baud rate generator. Both 100kHz and 400kHz bus frequency is supported. Quick command and smart mode can be enabled to auto-trigger operations and reduce software complexity.

The slave module implements 7-bit address match and general address call recognition in hardware. 10-bit addressing is also supported. A dedicated address mask register can act as a second address match register or as a register for address range masking. The slave continues to operate in all sleep modes, including power-down mode. This enables the slave to wake up the device from all sleep modes on TWI address match. It is possible to disable the address matching to let this be handled in software instead.

The TWI module will detect START and STOP conditions, bus collisions, and bus errors. Arbitration lost, errors, collision, and clock hold on the bus are also detected and indicated in separate status flags available in both master and slave modes.

It is possible to disable the TWI drivers in the device, and enable a four-wire digital interface for connecting to an external TWI bus driver. This can be used for applications where the device operates from a different V_{CC} voltage than used by the TWI bus.

PORTC and PORTE each has one TWI. Notation of these peripherals are TWIC and TWIE.



24. IRCOM – IR Communication Module

24.1 Features

- Pulse modulation/demodulation for infrared communication
- IrDA compatible for baud rates up to 115.2Kbps
- Selectable pulse modulation scheme
 - 3/16 of the baud rate period
 - Fixed pulse period, 8-bit programmable
 - Pulse modulation disabled
- Built-in filtering
- Can be connected to and used by any USART

24.2 Overview

Atmel AVR XMEGA devices contain an infrared communication module (IRCOM) that is IrDA compatible for baud rates up to 115.2Kbps. It can be connected to any USART to enable infrared pulse encoding/decoding for that USART.

29. Pinout and Pin Functions

The device pinout is shown in "Pinout/Block Diagram" on page 4. In addition to general purpose I/O functionality, each pin can have several alternate functions. This will depend on which peripheral is enabled and connected to the actual pin. Only one of the pin functions can be used at time.

29.1 Alternate Pin Function Description

The tables below show the notation for all pin functions available and describe its function.

29.1.1 Operation/Power Supply

V _{CC}	Digital supply voltage
AV _{CC}	Analog supply voltage
GND	Ground

29.1.2 Port Interrupt Functions

SYNC	Port pin with full synchronous and limited asynchronous interrupt function
ASYNC	Port pin with full synchronous and full asynchronous interrupt function

29.1.3 Analog Functions

ACn	Analog Comparator input pin n
ACnOUT	Analog Comparator n Output
ADCn	Analog to Digital Converter input pin n
A _{REF}	Analog Reference input pin

29.1.4 Timer/Counter and AWEX Functions

OCnxLS	Output Compare Channel x Low Side for Timer/Counter n
OCnxHS	Output Compare Channel x High Side for Timer/Counter n

33.3.5 I/O Pin Characteristics

The I/O pins complies with the JEDEC LVTTL and LVCMOS specification and the high- and low-level input and output voltage limits reflect or exceed this specification.

Table 33-65. I/O Pin Characteristics

Symbol	Parameter	Con	dition	Min.	Тур.	Max.	Units
I _{OH} ⁽¹⁾ / I _{OL} ⁽²⁾	I/O pin source/sink current			-15		15	mA
V _{IH}	High level input voltage	V _{CC} = 2.4 - 3.6V		0.7*Vcc		V _{CC} +0.5	
VIH	riigii level liiput voltage	V _{CC} = 1.6 - 2.4V		0.8*V _{CC}		V _{CC} +0.5	
V _{IL}	Low level input voltage	V _{CC} = 2.4 - 3.6V		-0.5		0.3*V _{CC}	
V IL	Low level input voltage	V _{CC} = 1.6 - 2.4V		-0.5		0.2*V _{CC}	
		V _{CC} = 3.3V	I _{OH} = -4mA	2.6	2.9		V
V _{OH}	High level output voltage	V _{CC} = 3.0V	I _{OH} = -3mA	2.1	2.6		v
		V _{CC} = 1.8V	I _{OH} = -1mA	1.4	1.6		
		V _{CC} = 3.3V	I _{OL} = 8mA		0.4	0.76	
V _{OL}	Low level output voltage	V _{CC} = 3.0V	I _{OL} = 5mA		0.3	0.64	
		V _{CC} = 1.8V	I _{OL} = 3mA		0.2	0.46	
I _{IN}	Input leakage current I/O pin	T = 25°C			<0.01	1.0	μA
R _P	Pull/Bus keeper resistor				25		kΩ

Notes:

1. The sum of all I_{OH} for PORTA and PORTB must not exceed 100mA. The sum of all I_{OH} for PORTC, PORTD, and PORTE must for each port not exceed 200mA. The sum of all I_{OH} for pins PF[0-5] on PORTF must not exceed 200mA. The sum of all I_{OL} for pins PF[6-7] on PORTF, PORTR, and PDI must not exceed 100mA.

The sum of all I_{OL} for PORTC, PORTD, and PORTE must not exceed 100mA. The sum of all I_{OL} for PORTC, PORTD, and PORTE must for each port not exceed 200mA. The sum of all I_{OL} for pins PF[0-5] on PORTF must not exceed 200mA. The sum of all I_{OL} for pins PF[0-5] on PORTF, PORTR, and PDI must not exceed 100mA. 2.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
C _{XTAL1}	Parasitic capacitance XTAL1 pin			5.9		
C _{XTAL2}	Parasitic capacitance XTAL2 pin			8.3		pF
C _{LOAD}	Parasitic capacitance load			3.5		

Note: 1. Numbers for negative impedance are not tested in production but guaranteed from design and characterization.

33.3.13.8 External 32.768kHz Crystal Oscillator and TOSC Characteristics


Table 33-85. External 32.768kHz Crystal Oscillator and TOSC Characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
	Recommended crystal equivalent series resistance (ESR)	Crystal load capacitance 6.5pF			60	
ESR/R1		Crystal load capacitance 9.0pF			35	kΩ
	resistance (ESR)	Crystal load capacitance 12pF			28	
C _{TOSC1}	Parasitic capacitance TOSC1 pin			3.5		ъĘ
C _{TOSC2}	Parasitic capacitance TOSC2 pin			3.5		pF
	Recommended safety factor	capacitance load matched to crystal specification	3			

Note:

See Figure 33-18 for definition.

Figure 33-18.TOSC Input Capacitance



The parasitic capacitance between the TOSC pins is $C_{L1} + C_{L2}$ in series as seen from the crystal when oscillating without external capacitors.

Table 33-86. SPI Timing Characteristics and Requirements

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
t _{sck}	SCK period	Master		(See Table 20-3 in XMEGA C Manual)		
t _{scкw}	SCK high/low width	Master		0.5*SCK		-
t _{SCKR}	SCK rise time	Master		2.7		_
t _{SCKF}	SCK fall time	Master		2.7		
t _{MIS}	MISO setup to SCK	Master		10		-
t _{MIH}	MISO hold after SCK	Master		10		
t _{MOS}	MOSI setup SCK	Master		0.5*SCK		
t _{MOH}	MOSI hold after SCK	Master		1		
t _{sscк}	Slave SCK period	Slave	4*t Clk _{PER}			
t _{sscкw}	SCK high/low width	Slave	2*t Clk _{PER}			ns
t _{SSCKR}	SCK rise time	Slave			1600	-
t _{SSCKF}	SCK fall time	Slave			1600	
t _{SIS}	MOSI setup to SCK	Slave	3			-
t _{SIH}	MOSI hold after SCK	Slave	t Clk _{PER}			
t _{sss}	SS setup to SCK	Slave	21			-
t _{SSH}	SS hold after SCK	Slave	20			
t _{sos}	MISO setup SCK	Slave		8		
t _{SOH}	MISO hold after SCK	Slave		13		
t _{soss}	MISO setup after SS low	Slave		11		
t _{SOSH}	MISO hold after \overline{SS} high	Slave		8		

33.3.15 Two-Wire Interface Characteristics

Table 33-87 describes the requirements for devices connected to the Two-Wire Interface Bus. The Atmel AVR XMEGA Two-Wire Interface meets or exceeds these requirements under the noted conditions. Timing symbols refer to Figure 33-21.




Figure 33-21.Two-wire Interface Bus Timing

33.4.13 Clock and Oscillator Characteristics

33.4.13.1 Calibrated 32.768kHz Internal Oscillator Characteristics

Table 33-106. 32.768kHz Internal Oscillator Characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
	Frequency			32.768		kHz
	Factory calibration accuracy	T = 85°C, V _{CC} = 3.0V	-0.5		0.5	%
	User calibration accuracy		-0.5		0.5	/0

33.4.13.2 Calibrated 2MHz RC Internal Oscillator Characteristics

Table 33-107. 2MHz Internal Oscillator Characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
	Frequency range	DFLL can tune to this frequency over voltage and temperature	1.8	2.0	2.2	MHz
	Factory calibrated frequency			2.0		
	Factory calibration accuracy	T = 85°C, V _{CC} = 3.0V	-1.5		1.5	
	User calibration accuracy		-0.2		0.2	%
	DFLL calibration stepsize			0.18		

33.4.13.3 Calibrated and Tunable 32MHz Internal Oscillator Characteristics

Table 33-108. 32MHz Internal Oscillator Characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
	Frequency range	DFLL can tune to this frequency over voltage and temperature	30	32	55	MHz
	Factory calibrated frequency			32		
	Factory calibration accuracy	T = 85°C, V _{CC} = 3.0V	-1.5		1.5	
	User calibration accuracy		-0.2		0.2	%
	DFLL calibration step size			0.19		


33.4.13.4 32kHz Internal ULP Oscillator Characteristics

Table 33-109. 32kHz Internal ULP Oscillator Characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
	Factory calibrated frequency			32		kHz
	Factory calibration accuracy	T = 85°C, V _{CC} = 3.0V	-12		12	%
	Accuracy		-30		30	70

The maximum CPU clock frequency depends on V_{CC}. As shown in Figure 33-29 the Frequency vs. V_{CC} curve is linear between 1.8V < V_{CC} < 2.7V.





Atmel

Figure 34-29. I/O Pin Input Threshold Voltage vs. V_{CC} V_{IL} I/O pin read as "0"







Figure 34-30. I/O Pin Input Hysteresis vs. V_{cc}



34.1.10 PDI Characteristics

Figure 34-71. Maximum PDI Frequency vs. V_{cc}





34.2.1.2 Idle Mode Supply Current





Figure 34-79.Idle Mode Supply Current vs. Frequency $f_{SYS} = 0 - 1MHz$ external clock, $T = 25^{\circ}C$

Atmel

34.2.2 I/O Pin Characteristics

34.2.2.1 Pull-up











Figure 34-108. Gain Error vs. V_{REF}





 $T = 25 \,$ °C, V_{REF} = external 1.0V, ADC sample rate = 300ksps






Figure 34-116. Voltage Scaler INL vs. SCALEFAC




34.2.5 Internal 1.0V Reference Characteristics






34.2.10 PDI Characteristics

Figure 34-142. Maximum PDI Frequency vs. V_{cc}











Figure 34-286. Active Mode Supply Current vs. V_{CC} $f_{SYS} = 1MHz \ external \ clock$




303


34.5.5 Internal 1.0V Reference Characteristics






34.5.6 BOD Characteristics







Atmel

Figure 34-329. BOD Thresholds vs. Temperature BOD level = 3.0V



34.5.7 External Reset Characteristics





34.5.8.4 32MHz Internal Oscillator

