

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	AVR
Core Size	8/16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	50
Program Memory Size	192KB (96K x 16)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/atxmega192c3-mnr">https://www.e-xfl.com/product-detail/microchip-technology/atxmega192c3-mnr</a>

## 25. CRC – Cyclic Redundancy Check Generator

### 25.1 Features

- Cyclic redundancy check (CRC) generation and checking for
  - Communication data
  - Program or data in flash memory
  - Data in SRAM and I/O memory space
- Integrated with flash memory and CPU
  - Automatic CRC of the complete or a selectable range of the flash memory
  - CPU can load data to the CRC generator through the I/O interface
- CRC polynomial software selectable to
  - CRC-16 (CRC-CCITT)
  - CRC-32 (IEEE 802.3)
- Zero remainder detection

### 25.2 Overview

A cyclic redundancy check (CRC) is an error detection technique test algorithm used to find accidental errors in data, and it is commonly used to determine the correctness of a data transmission, and data present in the data and program memories. A CRC takes a data stream or a block of data as input and generates a 16- or 32-bit output that can be appended to the data and used as a checksum. When the same data are later received or read, the device or application repeats the calculation. If the new CRC result does not match the one calculated earlier, the block contains a data error. The application will then detect this and may take a corrective action, such as requesting the data to be sent again or simply not using the incorrect data.

Typically, an n-bit CRC applied to a data block of arbitrary length will detect any single error burst not longer than n bits (any single alteration that spans no more than n bits of the data), and will detect the fraction  $1-2^{-n}$  of all longer error bursts. The CRC module in Atmel AVR XMEGA devices supports two commonly used CRC polynomials; CRC-16 (CRC-CCITT) and CRC-32 (IEEE 802.3).

- **CRC-16:**

Polynomial:  $x^{16}+x^{12}+x^5+1$

Hex value: 0x1021

- **CRC-32:**

Polynomial:  $x^{32}+x^{26}+x^{23}+x^{22}+x^{16}+x^{12}+x^{11}+x^{10}+x^8+x^7+x^5+x^4+x^2+x+1$

Hex value: 0x04C11DB7

Mnemonics	Operands	Description	Operation	Flags	#Clocks
MOVW	Rd, Rr	Copy Register Pair	Rd+1:Rd $\leftarrow$ Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	Rd $\leftarrow$ K	None	1
LDS	Rd, k	Load Direct from data space	Rd $\leftarrow$ (k)	None	2 <sup>(1)</sup>
LD	Rd, X	Load Indirect	Rd $\leftarrow$ (X)	None	1 <sup>(1)</sup>
LD	Rd, X+	Load Indirect and Post-Increment	Rd $\leftarrow$ (X) X $\leftarrow$ X + 1	None	1 <sup>(1)</sup>
LD	Rd, -X	Load Indirect and Pre-Decrement	X $\leftarrow$ X - 1, Rd $\leftarrow$ (X) $\leftarrow$ (X)	None	2 <sup>(1)</sup>
LD	Rd, Y	Load Indirect	Rd $\leftarrow$ (Y) $\leftarrow$ (Y)	None	1 <sup>(1)</sup>
LD	Rd, Y+	Load Indirect and Post-Increment	Rd $\leftarrow$ (Y) Y $\leftarrow$ Y + 1	None	1 <sup>(1)</sup>
LD	Rd, -Y	Load Indirect and Pre-Decrement	Y $\leftarrow$ Y - 1 Rd $\leftarrow$ (Y)	None	2 <sup>(1)</sup>
LDD	Rd, Y+q	Load Indirect with Displacement	Rd $\leftarrow$ (Y + q)	None	2 <sup>(1)</sup>
LD	Rd, Z	Load Indirect	Rd $\leftarrow$ (Z)	None	1 <sup>(1)</sup>
LD	Rd, Z+	Load Indirect and Post-Increment	Rd $\leftarrow$ (Z), Z $\leftarrow$ Z + 1	None	1 <sup>(1)</sup>
LD	Rd, -Z	Load Indirect and Pre-Decrement	Z $\leftarrow$ Z - 1, Rd $\leftarrow$ (Z)	None	2 <sup>(1)</sup>
LDD	Rd, Z+q	Load Indirect with Displacement	Rd $\leftarrow$ (Z + q)	None	2 <sup>(1)</sup>
STS	k, Rr	Store Direct to Data Space	(k) $\leftarrow$ Rd	None	2
ST	X, Rr	Store Indirect	(X) $\leftarrow$ Rr	None	1
ST	X+, Rr	Store Indirect and Post-Increment	(X) $\leftarrow$ Rr, X $\leftarrow$ X + 1	None	1
ST	-X, Rr	Store Indirect and Pre-Decrement	X $\leftarrow$ X - 1, (X) $\leftarrow$ Rr	None	2
ST	Y, Rr	Store Indirect	(Y) $\leftarrow$ Rr	None	1
ST	Y+, Rr	Store Indirect and Post-Increment	(Y) $\leftarrow$ Rr, Y $\leftarrow$ Y + 1	None	1
ST	-Y, Rr	Store Indirect and Pre-Decrement	Y $\leftarrow$ Y - 1, (Y) $\leftarrow$ Rr	None	2
STD	Y+q, Rr	Store Indirect with Displacement	(Y + q) $\leftarrow$ Rr	None	2
ST	Z, Rr	Store Indirect	(Z) $\leftarrow$ Rr	None	1
ST	Z+, Rr	Store Indirect and Post-Increment	(Z) $\leftarrow$ Rr Z $\leftarrow$ Z + 1	None	1
ST	-Z, Rr	Store Indirect and Pre-Decrement	Z $\leftarrow$ Z - 1	None	2
STD	Z+q, Rr	Store Indirect with Displacement	(Z + q) $\leftarrow$ Rr	None	2
LPM		Load Program Memory	R0 $\leftarrow$ (Z)	None	3
LPM	Rd, Z	Load Program Memory	Rd $\leftarrow$ (Z)	None	3
LPM	Rd, Z+	Load Program Memory and Post-Increment	Rd $\leftarrow$ (Z), Z $\leftarrow$ Z + 1	None	3
ELPM		Extended Load Program Memory	R0 $\leftarrow$ (RAMPZ:Z)	None	3

### 33.2.6 ADC Characteristics

**Table 33-37. Power Supply, Reference, and Input Range**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$AV_{CC}$	Analog supply voltage		$V_{CC^-} - 0.3$		$V_{CC^+} + 0.3$	V
$V_{REF}$	Reference voltage		1		$AV_{CC^-} - 0.6$	
$R_{in}$	Input resistance	Switched			4.5	kΩ
$C_{in}$	Input capacitance	Switched			5	pF
$R_{AREF}$	Reference input resistance	(leakage only)		>10		MΩ
$C_{AREF}$	Reference input capacitance	Static load		7		pF
$V_{in}$	Input range		0		$V_{REF}$	V
	Conversion range	Differential mode, $V_{inP} - V_{inN}$	$-V_{REF}$		$V_{REF}$	
	Conversion range	Single ended unsigned mode, $V_{inP}$	$-\Delta V$		$V_{REF} - \Delta V$	
$\Delta V$	Fixed offset voltage			200		lsb

**Table 33-38. Clock and Timing**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$Clk_{ADC}$	ADC Clock frequency	Maximum is 1/4 of peripheral clock frequency	100		1800	kHz
		Measuring internal signals	100		125	
$f_{ClkADC}$	Sample rate		16		300	ksps
$f_{ADC}$	Sample rate	Current limitation (CURRLIMIT) off	16		300	
		CURRLIMIT = LOW	16		250	
		CURRLIMIT = MEDIUM	16		150	
		CURRLIMIT = HIGH	16		50	
	Sampling time	Configurable in steps of 1/2 $Clk_{ADC}$ cycles up to 32 $Clk_{ADC}$ cycles	0.28		320	μs
	Conversion time (latency)	(RES+2)/2+1+ GAIN RES (Resolution) = 8 or 12, GAIN=0 to 3	5.5		10	$Clk_{ADC}$ cycles
	Start-up time	ADC clock cycles		12	24	
	ADC settling time	After changing reference or input mode		7	7	

**Table 33-63. Current Consumption for Modules and Peripherals**

Symbol	Parameter	Condition <sup>(1)</sup>	Min.	Typ.	Max.	Units
$I_{CC}$	ULP oscillator			0.9		µA
	32.768kHz int. oscillator			26		
	2MHz int. oscillator			79		
		DFLL enabled with 32.768kHz int. osc. as reference		110		
	32MHz int. oscillator			245		
		DFLL enabled with 32.768kHz int. osc. as reference		415		
	PLL	20x multiplication factor, 32MHz int. osc. DIV4 as reference		305		
	Watchdog timer			1.0		
	BOD	Continuous mode		138		
		Sampled mode, includes ULP oscillator		1.4		
	Internal 1.0V reference			185		
	Temperature sensor			173		
	ADC	16ksps $V_{REF} = \text{Ext. ref.}$		1.3		mA
			CURRLIMIT = LOW	1.15		
			CURRLIMIT = MEDIUM	1.0		
			CURRLIMIT = HIGH	0.9		
		75ksps $V_{REF} = \text{Ext. ref.}$	CURRLIMIT = LOW	1.7		
		300ksps $V_{REF} = \text{Ext. ref.}$		3.1		
	USART	Rx and Tx enabled, 9600 BAUD		7.5		µA
	Flash memory and EEPROM programming			4		mA

Note: 1. All parameters measured as the difference in current consumption between module enabled and disabled. All data at  $V_{CC} = 3.0V$ ,  $\text{Clk}_{SYS} = 1\text{MHz}$  external clock without prescaling,  $T = 25^\circ\text{C}$  unless other conditions are given.

**Table 33-98. Gain Stage Characteristics**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$R_{in}$	Input resistance	Switched in normal mode		4.0		$k\Omega$
$C_{sample}$	Input capacitance	Switched in normal mode		4.4		$pF$
	Signal range	Gain stage output	0		$AV_{CC} - 0.6$	V
	Propagation delay	ADC conversion rate	1/2	1	3	$Clk_{ADC}$ cycles
	Clock frequency	Same as ADC	100		1800	kHz
Gain error	0.5x gain, normal mode			-1		$\%$
	1x gain, normal mode			-1		
	8x gain, normal mode			-1		
	64x gain, normal mode			5		
Offset error, input referred	0.5x gain, normal mode			10		mV
	1x gain, normal mode			5		
	8x gain, normal mode			-20		
	64x gain, normal mode			-126		

### 33.4.7 Analog Comparator Characteristics

**Table 33-99. Analog Comparator Characteristics**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$V_{off}$	Input offset voltage			10		mV
$I_{lk}$	Input leakage current			<10	50	nA
	Input voltage range		-0.1		$AV_{CC}$	V
	AC startup time			50		$\mu s$
$V_{hys1}$	Hysteresis, none	$V_{CC}=1.6V - 3.6V$		0		mV
$V_{hys2}$	Hysteresis, small	$V_{CC}=1.6V - 3.6V$		15		
$V_{hys3}$	Hysteresis, large	$V_{CC}=1.6V - 3.6V$		30		
$t_{delay}$	Propagation delay	$V_{CC} = 3.0V, T = 85^{\circ}C$		20	40	ns
		$V_{CC} = 3.0V$		17		
	64-level voltage scaler	Integral non-linearity (INL)		0.3	0.5	lsb
	Current source accuracy after calibration			5		%
	Current source calibration range	Single mode	4		6	$\mu A$

## 33.5 Atmel ATxmega256C3

### 33.5.1 Absolute Maximum Ratings

Stresses beyond those listed in Table 33-117 under may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Table 33-117. Absolute Maximum Ratings**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$V_{CC}$	Power supply voltage		-0.3		4	V
$I_{VCC}$	Current into a $V_{CC}$ pin				200	mA
$I_{GND}$	Current out of a GND pin				200	
$V_{PIN}$	Pin voltage with respect to GND and $V_{CC}$		-0.5		$V_{CC}+0.5$	V
$I_{PIN}$	I/O pin sink/source current		-25		25	mA
$T_A$	Storage temperature		-65		150	°C
$T_j$	Junction temperature				150	

### 33.5.2 General Operating Ratings

The device must operate within the ratings listed in Table 33-118 in order for all other electrical characteristics and typical characteristics of the device to be valid.

**Table 33-118.General Operating Conditions**


Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$V_{CC}$	Power supply voltage		1.60		3.6	V
$A V_{CC}$	Analog supply voltage		1.60		3.6	
$T_A$	Temperature range		-40		85	°C
$T_j$	Junction temperature		-40		105	

**Table 33-119.Operating Voltage and Frequency**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$Clk_{CPU}$	CPU clock frequency	$V_{CC} = 1.6V$	0		12	MHz
		$V_{CC} = 1.8V$	0		12	
		$V_{CC} = 2.7V$	0		32	
		$V_{CC} = 3.6V$	0		32	

The maximum CPU clock frequency depends on  $V_{CC}$ . As shown in Figure 33-29 the Frequency vs.  $V_{CC}$  curve is linear between  $1.8V < V_{CC} < 2.7V$ .

**Figure 33-29. Maximum Frequency vs.  $V_{CC}$**




### 33.5.4 Wake-up Time from Sleep Modes

Table 33-122. Device Wake-up Time from Sleep Modes with Various System Clock Sources

Symbol	Parameter	Condition	Min.	Typ. <sup>(1)</sup>	Max.	Units
$t_{\text{wakeup}}$	Wake-up time from idle, standby, and extended standby mode	External 2MHz clock		2.0		μs
		32.768kHz internal oscillator		125		
		2MHz internal oscillator		2.0		
		32MHz internal oscillator		0.2		
	Wake-up time from power-save and power-down mode	External 2MHz clock		4.6		
		32.768kHz internal oscillator		330		
		2MHz internal oscillator		9.5		
		32MHz internal oscillator		5.6		

Note: 1. The wake-up time is the time from the wake-up request is given until the peripheral clock is available on pin, see Figure 33-30. All peripherals and modules start execution from the first clock cycle, except the CPU that is halted for four clock cycles before program execution starts.

Figure 33-30.Wake-up Time Definition



### 33.5.5 I/O Pin Characteristics

The I/O pins complies with the JEDEC LVTTL and LVCMOS specification and the high- and low-level input and output voltage limits reflect or exceed this specification.


**Table 33-123. I/O Pin Characteristics**

Symbol	Parameter	Condition		Min.	Typ.	Max.	Units
$I_{OH}^{(1)}$ / $I_{OL}^{(2)}$	I/O pin source/sink current			-15		15	mA
$V_{IH}$	High level input voltage	$V_{CC} = 2.4 - 3.6V$		0.7* $V_{CC}$		$V_{CC} + 0.5$	V
		$V_{CC} = 1.6 - 2.4V$		0.8* $V_{CC}$		$V_{CC} + 0.5$	
$V_{IL}$	Low level input voltage	$V_{CC} = 2.4 - 3.6V$		-0.5		$0.3*V_{CC}$	V
		$V_{CC} = 1.6 - 2.4V$		-0.5		$0.2*V_{CC}$	
$V_{OH}$	High level output voltage	$V_{CC} = 3.3V$	$I_{OH} = -4mA$	2.6	2.9		V
		$V_{CC} = 3.0V$	$I_{OH} = -3mA$	2.1	2.6		
		$V_{CC} = 1.8V$	$I_{OH} = -1mA$	1.4	1.6		
$V_{OL}$	Low level output voltage	$V_{CC} = 3.3V$	$I_{OL} = 8mA$		0.4	0.76	V
		$V_{CC} = 3.0V$	$I_{OL} = 5mA$		0.3	0.64	
		$V_{CC} = 1.8V$	$I_{OL} = 3mA$		0.2	0.46	
$I_{IN}$	Input leakage current I/O pin	$T = 25^{\circ}C$			<0.01	1.0	$\mu A$
$R_P$	Pull/Bus keeper resistor				25		$k\Omega$

- Notes:
1. The sum of all  $I_{OH}$  for PORTA and PORTB must not exceed 100mA.  
The sum of all  $I_{OH}$  for PORTC, PORTD, and PORTE must for each port not exceed 200mA.  
The sum of all  $I_{OH}$  for pins PF[0-5] on PORTF must not exceed 200mA.  
The sum of all  $I_{OL}$  for pins PF[0-5] on PORTF, PORTR, and PDI must not exceed 100mA.
  2. The sum of all  $I_{OL}$  for PORTA and PORTB must not exceed 100mA.  
The sum of all  $I_{OL}$  for PORTC, PORTD, and PORTE must for each port not exceed 200mA.  
The sum of all  $I_{OL}$  for pins PF[0-5] on PORTF must not exceed 200mA.  
The sum of all  $I_{OL}$  for pins PF[6-7] on PORTF, PORTR, and PDI must not exceed 100mA.


**Figure 34-23. I/O Pin Output Voltage vs. Source Current**

$V_{CC} = 3.0V$




**Figure 34-24. I/O Pin Output Voltage vs. Source Current**


$V_{CC} = 3.3V$



**Figure 34-43. Analog Comparator Hysteresis vs.  $V_{CC}$**   
*Large hysteresis*



**Figure 34-44. Analog Comparator Current Source vs. Calibration Value**  
 $V_{CC} = 3.0V$



### 34.1.6 BOD Characteristics

Figure 34-47. BOD Thresholds vs. Temperature

BOD level = 1.6V






Figure 34-48. BOD Thresholds vs. Temperature


BOD level = 3.0V




**Figure 34-155. Idle Mode Supply Current vs. V<sub>CC</sub>**  
 $f_{SYS} = 32MHz$  internal oscillator prescaled to 8MHz




**Figure 34-156. Idle Mode Current vs. V<sub>CC</sub>**  
 $f_{SYS} = 32MHz$  internal oscillator




**Figure 34-175. DNL Error vs. External  $V_{REF}$**   
 $T = 25^\circ\text{C}$ ,  $V_{CC} = 3.6\text{V}$ , external reference




**Figure 34-176. DNL Error vs. Sample Rate**  
 $T = 25^\circ\text{C}$ ,  $V_{CC} = 3.6\text{V}$ ,  $V_{REF} = 3.0\text{V}$  external



**Figure 34-315. DNL Error vs. External  $V_{REF}$**   
 $T = 25^\circ\text{C}$ ,  $V_{CC} = 3.6\text{V}$ , external reference




**Figure 34-316. DNL Error vs. Sample Rate**  
 $T = 25^\circ\text{C}$ ,  $V_{CC} = 3.6\text{V}$ ,  $V_{REF} = 3.0\text{V}$  external




**Figure 34-329. BOD Thresholds vs. Temperature**

*BOD level = 3.0V*




#### 34.5.7 External Reset Characteristics

**Figure 34-330. Minimum Reset Pin Pulse Width vs. V<sub>cc</sub>**




**Figure 34-345. 32MHz Internal Oscillator CALA Calibration Step Size**

$T = 85^\circ\text{C}$ ,  $V_{CC} = 3.0\text{V}$



**Figure 34-346. 32MHz Internal Oscillator CALA Calibration Step Size**

$T = 105^\circ\text{C}$ ,  $V_{CC} = 3.0\text{V}$



## 36. Datasheet Revision History

Note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

### 36.1 8492G – 11/2014

1.	Updated the “Ordering Information” on page 2. Added ordering information for ATxmega32C3/64C3/128C3/192C3/256C3 @ 105°C.
2.	Updated Table 33-4 on page 67, Table 33-33 on page 86, Table 33-62 on page 105, Table 33-91 on page 124 and Table 33-120 on page 143. Added $I_{CC}$ Power-down power consumption for T=105°C for all functions disabled and for WDT and sampled BOD enabled.
3.	Updated Table 33-17 on page 75, Table 33-46 on page 94, Table 33-75 on page 113, Table 33-104 on page 132 and Table 33-133 on page 151. Updated all tables to include values for T=85°C and T=105°C. Removed T=55°C.
4.	Updated “Bandgap and Internal 1.0V Reference Characteristics” on page 93: <ul style="list-style-type: none"><li>● Added values of INT1V for T= 105°C, calibrated at 85°C</li></ul>
5.	Changed $V_{CC}$ to $AV_{CC}$ in Section 26. “ADC – 12-bit Analog to Digital Converter” on page 46 and Section 27. “AC – Analog Comparator” on page 48.
6.	Changed EEPROM size to 1K for 32C3 in Section 1. “Ordering Information” on page 2, in Table 7-2 on page 15 and in Table 7-3 on page 17.
7.	TWI electrical characteristics: Units of Data setup time ( $t_{SU;DAT}$ ) changed from $\mu s$ to ns in: <ul style="list-style-type: none"><li>● ATxmega32C3: Table 33-29 on page 83</li><li>● ATxmega64C3: Table 33-58 on page 102</li><li>● ATxmega128C3: Table 33-87 on page 121</li><li>● ATxmega192C3: Table 33-116 on page 140</li><li>● ATxmega256C3: Table 33-145 on page 159</li></ul>
8.	“Typical Characteristics” updated with 105°C data: <ul style="list-style-type: none"><li>● “Atmel ATxmega32C3” on page 160</li><li>● “Atmel ATxmega64C3” on page 196</li><li>● “Atmel ATxmega128C3” on page 232</li><li>● “Atmel ATxmega192C3” on page 267</li><li>● “Atmel ATxmega256C3” on page 302</li></ul>
9.	Corrected use of capital letters and punctuation in headings, table headings and figure titles. Added trademarks to the back side.
10.	Cross references have been corrected.

### 36.2 8492F – 07/2013

1.	Errata <b>Temperature sensor not calibrated</b> added to: <ul style="list-style-type: none"><li>● ATxmega256C3 “Rev I” on page 337</li><li>● ATxmega192C3 “Rev I” on page 338</li><li>● ATxmega128C3 “Rev J” on page 339</li><li>● ATxmega64C3 “Rev I” on page 340</li><li>● ATxmega32C3 “Rev I” on page 341</li></ul>
----	--

## Table of Contents

---

<b>Features</b>	1
<b>1. Ordering Information</b>	2
<b>2. Pinout/Block Diagram</b>	4
<b>3. Overview</b>	5
3.1 Block Diagram	6
<b>4. Resources</b>	7
4.1 Recommended Reading	7
<b>5. Capacitive Touch Sensing</b>	7
<b>6. AVR CPU</b>	8
6.1 Features	8
6.2 Overview	8
6.3 Architectural Overview	8
6.4 ALU - Arithmetic Logic Unit	9
6.5 Program Flow	10
6.6 Status Register	10
6.7 Stack and Stack Pointer	10
6.8 Register File	10
<b>7. Memories</b>	12
7.1 Features	12
7.2 Overview	12
7.3 Flash Program Memory	12
7.4 Fuses and Lock Bits	14
7.5 Data Memory	14
7.6 EEPROM	15
7.7 I/O Memory	15
7.8 Memory Timing	16
7.9 Device ID and Revision	16
7.10 I/O Memory Protection	16
7.11 Flash and EEPROM Page Size	16
<b>8. Event System</b>	18
8.1 Features	18
8.2 Overview	18
<b>9. System Clock and Clock Options</b>	19
9.1 Features	19
9.2 Overview	19
9.3 Clock Sources	20
<b>10. Power Management and Sleep Modes</b>	22
10.1 Features	22
10.2 Overview	22
10.3 Sleep Modes	22

<b>11. System Control and Reset</b>	<b>.24</b>
11.1 Features	.24
11.2 Overview	.24
11.3 Reset Sequence	.24
11.4 Reset Sources	.24
<b>12. WDT – Watchdog Timer</b>	<b>.26</b>
12.1 Features	.26
12.2 Overview	.26
<b>13. Interrupts and Programmable Multilevel Interrupt Controller</b>	<b>.27</b>
13.1 Features	.27
13.2 Overview	.27
13.3 Interrupt Vectors	.27
<b>14. I/O Ports</b>	<b>.29</b>
14.1 Features	.29
14.2 Overview	.29
14.3 Output Driver	.30
14.4 Input Sensing	.32
14.5 Alternate Port Functions	.32
<b>15. TC0/1 – 16-bit Timer/Counter Type 0 and 1</b>	<b>.33</b>
15.1 Features	.33
15.2 Overview	.33
<b>16. TC2 – Timer/Counter Type 2</b>	<b>.35</b>
16.1 Features	.35
16.2 Overview	.35
<b>17. AWeX – Advanced Waveform Extension</b>	<b>.36</b>
17.1 Features	.36
17.2 Overview	.36
<b>18. Hi-Res – High Resolution Extension</b>	<b>.37</b>
18.1 Features	.37
18.2 Overview	.37
<b>19. RTC – 16-bit Real-Time Counter</b>	<b>.38</b>
19.1 Features	.38
19.2 Overview	.38
<b>20. USB – Universal Serial Bus Interface</b>	<b>.39</b>
20.1 Features	.39
20.2 Overview	.39
<b>21. TWI – Two-Wire Interface</b>	<b>.41</b>
21.1 Features	.41
21.2 Overview	.41
<b>22. SPI – Serial Peripheral Interface</b>	<b>.42</b>
22.1 Features	.42
22.2 Overview	.42