




Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                     |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                              |
| Core Processor             | AVR                                                                                                                                                                 |
| Core Size                  | 8/16-Bit                                                                                                                                                            |
| Speed                      | 32MHz                                                                                                                                                               |
| Connectivity               | I <sup>2</sup> C, IrDA, SPI, UART/USART, USB                                                                                                                        |
| Peripherals                | Brown-out Detect/Reset, DMA, POR, PWM, WDT                                                                                                                          |
| Number of I/O              | 50                                                                                                                                                                  |
| Program Memory Size        | 256KB (128K x 16)                                                                                                                                                   |
| Program Memory Type        | FLASH                                                                                                                                                               |
| EEPROM Size                | 4K x 8                                                                                                                                                              |
| RAM Size                   | 16K x 8                                                                                                                                                             |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 3.6V                                                                                                                                                         |
| Data Converters            | A/D 16x12b                                                                                                                                                          |
| Oscillator Type            | Internal                                                                                                                                                            |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                                  |
| Mounting Type              | Surface Mount                                                                                                                                                       |
| Package / Case             | 64-TQFP                                                                                                                                                             |
| Supplier Device Package    | 64-TQFP (14x14)                                                                                                                                                     |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/atxmega256c3-mnr">https://www.e-xfl.com/product-detail/microchip-technology/atxmega256c3-mnr</a> |

## 13. Interrupts and Programmable Multilevel Interrupt Controller

### 13.1 Features

- Short and predictable interrupt response time
- Separate interrupt configuration and vector address for each interrupt
- Programmable multilevel interrupt controller
  - Interrupt prioritizing according to level and vector address
  - Three selectable interrupt levels for all interrupts: low, medium, and high
  - Selectable, round-robin priority scheme within low-level interrupts
  - Non-maskable interrupts for critical functions
- Interrupt vectors optionally placed in the application section or the boot loader section

### 13.2 Overview

Interrupts signal a change of state in peripherals, and this can be used to alter program execution. Peripherals can have one or more interrupts, and all are individually enabled and configured. When an interrupt is enabled and configured, it will generate an interrupt request when the interrupt condition is present. The programmable multilevel interrupt controller (PMIC) controls the handling and prioritizing of interrupt requests. When an interrupt request is acknowledged by the PMIC, the program counter is set to point to the interrupt vector, and the interrupt handler can be executed.

All peripherals can select between three different priority levels for their interrupts: low, medium, and high. Interrupts are prioritized according to their level and their interrupt vector address. Medium-level interrupts will interrupt low-level interrupt handlers. High-level interrupts will interrupt both medium- and low-level interrupt handlers. Within each level, the interrupt priority is decided from the interrupt vector address, where the lowest interrupt vector address has the highest interrupt priority. Low-level interrupts have an optional round-robin scheduling scheme to ensure that all interrupts are serviced within a certain amount of time.

Non-maskable interrupts (NMI) are also supported, and can be used for system critical functions.

### 13.3 Interrupt Vectors

The interrupt vector is the sum of the peripheral's base interrupt address and the offset address for specific interrupts in each peripheral. The base addresses for the Atmel AVR XMEGA C3 devices are shown in Table 13-1 on page 28. Offset addresses for each interrupt available in the peripheral are described for each peripheral in the XMEGA C manual. For peripherals or modules that have only one interrupt, the interrupt vector is shown in Table 13-1 on page 28. The program address is the word address.

| Mnemonics                  | Operands | Description                         | Operation                             | Flags       | #Clocks   |
|----------------------------|----------|-------------------------------------|---------------------------------------|-------------|-----------|
| RCALL                      | k        | Relative Call Subroutine            | PC ← PC + k + 1                       | None        | 2 / 3     |
| ICALL                      |          | Indirect Call to (Z)                | PC(15:0) ← Z,<br>PC(21:16) ← 0        | None        | 2 / 3     |
| EICALL                     |          | Extended Indirect Call to (Z)       | PC(15:0) ← Z,<br>PC(21:16) ← EIND     | None        | 3         |
| CALL                       | k        | call Subroutine                     | PC ← k                                | None        | 3 / 4     |
| RET                        |          | Subroutine Return                   | PC ← STACK                            | None        | 4 / 5     |
| RETI                       |          | Interrupt Return                    | PC ← STACK                            | I           | 4 / 5     |
| CPSE                       | Rd,Rr    | Compare, Skip if Equal              | if (Rd = Rr) PC ← PC + 2 or 3         | None        | 1 / 2 / 3 |
| CP                         | Rd,Rr    | Compare                             | Rd - Rr                               | Z,C,N,V,S,H | 1         |
| CPC                        | Rd,Rr    | Compare with Carry                  | Rd - Rr - C                           | Z,C,N,V,S,H | 1         |
| CPI                        | Rd,K     | Compare with Immediate              | Rd - K                                | Z,C,N,V,S,H | 1         |
| SBRC                       | Rr, b    | Skip if Bit in Register Cleared     | if (Rr(b) = 0) PC ← PC + 2 or 3       | None        | 1 / 2 / 3 |
| SBRS                       | Rr, b    | Skip if Bit in Register Set         | if (Rr(b) = 1) PC ← PC + 2 or 3       | None        | 1 / 2 / 3 |
| SBIC                       | A, b     | Skip if Bit in I/O Register Cleared | if (I/O(A,b) = 0) PC ← PC + 2 or 3    | None        | 2 / 3 / 4 |
| SBIS                       | A, b     | Skip if Bit in I/O Register Set     | If (I/O(A,b) = 1) PC ← PC + 2 or 3    | None        | 2 / 3 / 4 |
| BRBS                       | s, k     | Branch if Status Flag Set           | if (SREG(s) = 1) then PC ← PC + k + 1 | None        | 1 / 2     |
| BRBC                       | s, k     | Branch if Status Flag Cleared       | if (SREG(s) = 0) then PC ← PC + k + 1 | None        | 1 / 2     |
| BREQ                       | k        | Branch if Equal                     | if (Z = 1) then PC ← PC + k + 1       | None        | 1 / 2     |
| BRNE                       | k        | Branch if Not Equal                 | if (Z = 0) then PC ← PC + k + 1       | None        | 1 / 2     |
| BRCS                       | k        | Branch if Carry Set                 | if (C = 1) then PC ← PC + k + 1       | None        | 1 / 2     |
| BRCC                       | k        | Branch if Carry Cleared             | if (C = 0) then PC ← PC + k + 1       | None        | 1 / 2     |
| BRSH                       | k        | Branch if Same or Higher            | if (C = 0) then PC ← PC + k + 1       | None        | 1 / 2     |
| BRLO                       | k        | Branch if Lower                     | if (C = 1) then PC ← PC + k + 1       | None        | 1 / 2     |
| BRMI                       | k        | Branch if Minus                     | if (N = 1) then PC ← PC + k + 1       | None        | 1 / 2     |
| BRPL                       | k        | Branch if Plus                      | if (N = 0) then PC ← PC + k + 1       | None        | 1 / 2     |
| BRGE                       | k        | Branch if Greater or Equal, Signed  | if (N ⊕ V = 0) then PC ← PC + k + 1   | None        | 1 / 2     |
| BRLT                       | k        | Branch if Less Than, Signed         | if (N ⊕ V = 1) then PC ← PC + k + 1   | None        | 1 / 2     |
| BRHS                       | k        | Branch if Half Carry Flag Set       | if (H = 1) then PC ← PC + k + 1       | None        | 1 / 2     |
| BRHC                       | k        | Branch if Half Carry Flag Cleared   | if (H = 0) then PC ← PC + k + 1       | None        | 1 / 2     |
| BRTS                       | k        | Branch if T Flag Set                | if (T = 1) then PC ← PC + k + 1       | None        | 1 / 2     |
| BRTC                       | k        | Branch if T Flag Cleared            | if (T = 0) then PC ← PC + k + 1       | None        | 1 / 2     |
| BRVS                       | k        | Branch if Overflow Flag is Set      | if (V = 1) then PC ← PC + k + 1       | None        | 1 / 2     |
| BRVC                       | k        | Branch if Overflow Flag is Cleared  | if (V = 0) then PC ← PC + k + 1       | None        | 1 / 2     |
| BRIE                       | k        | Branch if Interrupt Enabled         | if (I = 1) then PC ← PC + k + 1       | None        | 1 / 2     |
| BRID                       | k        | Branch if Interrupt Disabled        | if (I = 0) then PC ← PC + k + 1       | None        | 1 / 2     |
| Data transfer instructions |          |                                     |                                       |             |           |
| MOV                        | Rd, Rr   | Copy Register                       | Rd ← Rr                               | None        | 1         |

### 33.1.8 Bandgap and Internal 1.0V Reference Characteristics

**Table 33-13. Bandgap and Internal 1.0V Reference Characteristics**

| Symbol | Parameter                              | Condition                      | Min.                         | Typ. | Max. | Units |
|--------|----------------------------------------|--------------------------------|------------------------------|------|------|-------|
|        | Startup time                           | As reference for ADC           | 1 Clk <sub>PER</sub> + 2.5μs |      |      | μs    |
|        |                                        | As input voltage to ADC and AC |                              | 1.5  |      |       |
|        | Bandgap voltage                        |                                |                              | 1.1  |      | V     |
| INT1V  | Internal 1.00V reference               | T= 85°C, after calibration     | 0.99                         | 1.0  | 1.01 |       |
|        | Variation over voltage and temperature | Calibrated at T= 85°C          |                              | 1.0  |      | %     |

### 33.1.9 Brownout Detection Characteristics

**Table 33-14. Brownout Detection Characteristics<sup>(1)</sup>**

| Symbol            | Parameter                           | Condition       | Min. | Typ. | Max. | Units |
|-------------------|-------------------------------------|-----------------|------|------|------|-------|
| V <sub>BOT</sub>  | BOD level 0 falling V <sub>CC</sub> |                 | 1.40 | 1.60 | 1.70 | V     |
|                   | BOD level 1 falling V <sub>CC</sub> |                 |      | 1.8  |      |       |
|                   | BOD level 2 falling V <sub>CC</sub> |                 |      | 2.0  |      |       |
|                   | BOD level 3 falling V <sub>CC</sub> |                 |      | 2.2  |      |       |
|                   | BOD level 4 falling V <sub>CC</sub> |                 |      | 2.4  |      |       |
|                   | BOD level 5 falling V <sub>CC</sub> |                 |      | 2.6  |      |       |
|                   | BOD level 6 falling V <sub>CC</sub> |                 |      | 2.8  |      |       |
|                   | BOD level 7 falling V <sub>CC</sub> |                 |      | 3.0  |      |       |
| t <sub>BOD</sub>  | Detection time                      | Continuous mode |      | 0.4  |      | μs    |
|                   |                                     | Sampled mode    |      | 1000 |      |       |
| V <sub>HYST</sub> | Hysteresis                          |                 |      | 1.0  |      | %     |

Note: 1. BOD is calibrated at 85°C within BOD level 0 values, and BOD level 0 is the default level.

### 33.1.10 External Reset Characteristics

**Table 33-15. External Reset Characteristics**

| Symbol           | Parameter                  | Condition                    | Min. | Typ.                 | Max. | Units |
|------------------|----------------------------|------------------------------|------|----------------------|------|-------|
| t <sub>EXT</sub> | Minimum reset pulse width  |                              | 1000 | 90                   |      | ns    |
| V <sub>RST</sub> | Reset threshold voltage    | V <sub>CC</sub> = 2.7 - 3.6V |      | 0.45*V <sub>CC</sub> |      | V     |
|                  |                            | V <sub>CC</sub> = 1.6 - 2.7V |      | 0.45*V <sub>CC</sub> |      |       |
| R <sub>RST</sub> | Reset pin Pull-up Resistor |                              |      | 25                   |      | kΩ    |



### 33.1.13 Clock and Oscillator Characteristics

#### 33.1.13.1 Calibrated 32.768kHz Internal Oscillator Characteristics

Table 33-19. 32.768kHz Internal Oscillator Characteristics

| Symbol | Parameter                    | Condition                        | Min. | Typ.   | Max. | Units |
|--------|------------------------------|----------------------------------|------|--------|------|-------|
|        | Frequency                    |                                  |      | 32.768 |      | kHz   |
|        | Factory calibration accuracy | T = 85°C, V <sub>CC</sub> = 3.0V | -0.5 |        | 0.5  | %     |
|        | User calibration accuracy    |                                  | -0.5 |        | 0.5  |       |

#### 33.1.13.2 Calibrated 2MHz RC Internal Oscillator Characteristics

Table 33-20. 2MHz Internal Oscillator Characteristics

| Symbol | Parameter                    | Condition                                                    | Min. | Typ. | Max. | Units |
|--------|------------------------------|--------------------------------------------------------------|------|------|------|-------|
|        | Frequency range              | DFLL can tune to this frequency over voltage and temperature | 1.8  | 2.0  | 2.2  | MHz   |
|        | Factory calibrated frequency |                                                              |      | 2.0  |      |       |
|        | Factory calibration accuracy | T = 85°C, V <sub>CC</sub> = 3.0V                             | -1.5 |      | 1.5  | %     |
|        | User calibration accuracy    |                                                              | -0.2 |      | 0.2  |       |
|        | DFLL calibration stepsize    |                                                              |      | 0.18 |      |       |

#### 33.1.13.3 Calibrated and Tunable 32MHz Internal Oscillator Characteristics

Table 33-21. 32MHz Internal Oscillator Characteristics

| Symbol | Parameter                    | Condition                                                    | Min. | Typ. | Max. | Units |
|--------|------------------------------|--------------------------------------------------------------|------|------|------|-------|
|        | Frequency range              | DFLL can tune to this frequency over voltage and temperature | 30   | 32   | 55   | MHz   |
|        | Factory calibrated frequency |                                                              |      | 32   |      |       |
|        | Factory calibration accuracy | T = 85°C, V <sub>CC</sub> = 3.0V                             | -1.5 |      | 1.5  | %     |
|        | User calibration accuracy    |                                                              | -0.2 |      | 0.2  |       |
|        | DFLL calibration step size   |                                                              |      | 0.19 |      |       |

#### 33.1.13.4 32kHz Internal ULP Oscillator Characteristics

Table 33-22. 32kHz internal ULP Oscillator Characteristics

| Symbol | Parameter                    | Condition                        | Min. | Typ. | Max. | Units |
|--------|------------------------------|----------------------------------|------|------|------|-------|
|        | Factory calibrated frequency |                                  |      | 32   |      | kHz   |
|        | Factory calibration accuracy | T = 85°C, V <sub>CC</sub> = 3.0V | -12  |      | 12   | %     |
|        | Accuracy                     |                                  | -30  |      | 30   |       |

### 33.2.3 Current Consumption

Table 33-33. Current Consumption for Active Mode and Sleep Modes

| Symbol   | Parameter                                   | Condition                                                 | Min.            | Typ. | Max. | Units   |
|----------|---------------------------------------------|-----------------------------------------------------------|-----------------|------|------|---------|
| $I_{CC}$ | Active power consumption <sup>(1)</sup>     | 32kHz, Ext. Clk                                           | $V_{CC} = 1.8V$ | 50   |      | $\mu A$ |
|          |                                             |                                                           | $V_{CC} = 3.0V$ | 130  |      |         |
|          |                                             | 1MHz, Ext. Clk                                            | $V_{CC} = 1.8V$ | 215  |      |         |
|          |                                             |                                                           | $V_{CC} = 3.0V$ | 475  |      |         |
|          |                                             | 2MHz, Ext. Clk                                            | $V_{CC} = 1.8V$ | 445  | 600  | $mA$    |
|          |                                             |                                                           | $V_{CC} = 3.0V$ | 0.95 | 1.5  |         |
|          | Idle power consumption <sup>(2)</sup>       | 32kHz, Ext. Clk                                           | $V_{CC} = 1.8V$ | 2.8  |      | $\mu A$ |
|          |                                             |                                                           | $V_{CC} = 3.0V$ | 3.0  |      |         |
|          |                                             | 1MHz, Ext. Clk                                            | $V_{CC} = 1.8V$ | 46   |      |         |
|          |                                             |                                                           | $V_{CC} = 3.0V$ | 92   |      |         |
|          |                                             | 2MHz, Ext. Clk                                            | $V_{CC} = 1.8V$ | 93   | 225  | $mA$    |
|          |                                             |                                                           | $V_{CC} = 3.0V$ | 184  | 350  |         |
|          |                                             | 32MHz, Ext. Clk                                           | $V_{CC} = 1.8V$ | 2.9  | 5.0  |         |
|          |                                             |                                                           | $V_{CC} = 3.0V$ |      |      |         |
|          | Power-down power consumption                | T = 25°C                                                  | $V_{CC} = 3.0V$ | 0.07 | 1.0  | $\mu A$ |
|          |                                             | T = 85°C                                                  |                 | 1.3  | 5.0  |         |
|          |                                             | T = 105°C                                                 |                 | 4.0  | 8.0  |         |
|          |                                             | WDT and sampled BOD enabled, T = 25°C                     | $V_{CC} = 3.0V$ | 1.4  | 2.0  |         |
|          |                                             | WDT and sampled BOD enabled, T = 85°C                     |                 | 2.6  | 6.0  |         |
|          |                                             | WDT and sampled BOD enabled, T = 105°C                    |                 | 5.0  | 10   |         |
|          | Power-save power consumption <sup>(3)</sup> | RTC from ULP clock, WDT and sampled BOD enabled, T = 25°C | $V_{CC} = 1.8V$ | 1.7  |      |         |
|          |                                             |                                                           | $V_{CC} = 3.0V$ | 1.8  |      |         |
|          |                                             | RTC from 1.024kHz low power 32.768kHz TOSC, T = 25°C      | $V_{CC} = 1.8V$ | 0.7  | 2.0  |         |
|          |                                             |                                                           | $V_{CC} = 3.0V$ | 0.8  | 2.0  |         |
|          |                                             | RTC from low power 32.768kHz TOSC, T = 25°C               | $V_{CC} = 1.8V$ | 0.9  | 3.0  |         |
|          |                                             |                                                           | $V_{CC} = 3.0V$ | 1.2  | 3.0  |         |
|          | Reset power consumption                     | Current through $\overline{RESET}$ pin subtracted         | $V_{CC} = 3.0V$ | 120  |      |         |

- Notes:
1. All Power Reduction Registers set including FPRM and EPRM.
  2. All Power Reduction Registers set without FPRM and EPRM.
  3. Maximum limits are based on characterization, and not tested in production.

**Table 33-34. Current Consumption for Modules and Peripherals**

| Symbol          | Parameter                           | Condition <sup>(1)</sup>                                        | Min.               | Typ. | Max. | Units |
|-----------------|-------------------------------------|-----------------------------------------------------------------|--------------------|------|------|-------|
| I <sub>CC</sub> | ULP oscillator                      |                                                                 |                    | 0.9  |      | μA    |
|                 | 32.768kHz int. oscillator           |                                                                 |                    | 29   |      |       |
|                 | 2MHz int. oscillator                |                                                                 |                    | 82   |      |       |
|                 |                                     | DFLL enabled with 32.768kHz int. osc. as reference              |                    | 114  |      |       |
|                 | 32MHz int. oscillator               |                                                                 |                    | 250  |      |       |
|                 |                                     | DFLL enabled with 32.768kHz int. osc. as reference              |                    | 400  |      |       |
|                 | PLL                                 | 20x multiplication factor,<br>32MHz int. osc. DIV4 as reference |                    | 300  |      |       |
|                 | Watchdog timer                      |                                                                 |                    | 1.0  |      |       |
|                 | BOD                                 | Continuous mode                                                 |                    | 140  |      |       |
|                 |                                     | Sampled mode, includes ULP oscillator                           |                    | 1.4  |      |       |
|                 | Internal 1.0V reference             |                                                                 |                    | 180  |      | mA    |
|                 | Temperature sensor                  |                                                                 |                    | 175  |      |       |
|                 | ADC                                 | 16ksps<br>V <sub>REF</sub> = Ext. ref.                          |                    | 1.23 |      |       |
|                 |                                     |                                                                 | CURRLIMIT = LOW    | 1.1  |      |       |
|                 |                                     |                                                                 | CURRLIMIT = MEDIUM | 0.98 |      |       |
|                 |                                     |                                                                 | CURRLIMIT = HIGH   | 0.87 |      |       |
|                 |                                     | 75ksps<br>V <sub>REF</sub> = Ext. ref.                          | CURRLIMIT = LOW    | 1.7  |      |       |
|                 |                                     | 300ksps<br>V <sub>REF</sub> = Ext. ref.                         |                    | 3.1  |      |       |
|                 | USART                               | Rx and Tx enabled, 9600 BAUD                                    |                    | 9.7  |      | μA    |
|                 | Flash memory and EEPROM programming |                                                                 |                    | 5    |      | mA    |

Note: 1. All parameters measured as the difference in current consumption between module enabled and disabled. All data at V<sub>CC</sub> = 3.0V, Clk<sub>SYS</sub> = 1MHz external clock without prescaling, T = 25°C unless other conditions are given.

### 33.2.6 ADC Characteristics

**Table 33-37. Power Supply, Reference, and Input Range**

| Symbol     | Parameter                   | Condition                              | Min.           | Typ. | Max.                 | Units      |
|------------|-----------------------------|----------------------------------------|----------------|------|----------------------|------------|
| $AV_{CC}$  | Analog supply voltage       |                                        | $V_{CC} - 0.3$ |      | $V_{CC} + 0.3$       | V          |
| $V_{REF}$  | Reference voltage           |                                        | 1              |      | $AV_{CC} - 0.6$      |            |
| $R_{in}$   | Input resistance            | Switched                               |                |      | 4.5                  | k $\Omega$ |
| $C_{in}$   | Input capacitance           | Switched                               |                |      | 5                    | pF         |
| $R_{AREF}$ | Reference input resistance  | (leakage only)                         |                | >10  |                      | M $\Omega$ |
| $C_{AREF}$ | Reference input capacitance | Static load                            |                | 7    |                      | pF         |
| $V_{in}$   | Input range                 |                                        | 0              |      | $V_{REF}$            | V          |
|            | Conversion range            | Differential mode, $V_{inP} - V_{inN}$ | $-V_{REF}$     |      | $V_{REF}$            |            |
|            | Conversion range            | Single ended unsigned mode, $V_{inP}$  | $-\Delta V$    |      | $V_{REF} - \Delta V$ |            |
| $\Delta V$ | Fixed offset voltage        |                                        |                | 200  |                      | lsb        |

**Table 33-38. Clock and Timing**

| Symbol       | Parameter                 | Condition                                                                   | Min. | Typ. | Max. | Units              |
|--------------|---------------------------|-----------------------------------------------------------------------------|------|------|------|--------------------|
| $Clk_{ADC}$  | ADC Clock frequency       | Maximum is 1/4 of peripheral clock frequency                                | 100  |      | 1800 | kHz                |
|              |                           | Measuring internal signals                                                  | 100  |      | 125  |                    |
| $f_{ClkADC}$ | Sample rate               |                                                                             | 16   |      | 300  | ksps               |
| $f_{ADC}$    | Sample rate               | Current limitation (CURRLIMIT) off                                          | 16   |      | 300  |                    |
|              |                           | CURRLIMIT = LOW                                                             | 16   |      | 250  |                    |
|              |                           | CURRLIMIT = MEDIUM                                                          | 16   |      | 150  |                    |
|              |                           | CURRLIMIT = HIGH                                                            | 16   |      | 50   |                    |
|              | Sampling time             | Configurable in steps of 1/2 $Clk_{ADC}$ cycles up to 32 $Clk_{ADC}$ cycles | 0.28 |      | 320  | $\mu s$            |
|              | Conversion time (latency) | (RES+2)/2+1+ GAIN<br>RES (Resolution) = 8 or 12,<br>GAIN=0 to 3             | 5.5  |      | 10   | $Clk_{ADC}$ cycles |
|              | Start-up time             | ADC clock cycles                                                            |      | 12   | 24   |                    |
|              | ADC settling time         | After changing reference or input mode                                      |      | 7    | 7    |                    |

Table 33-58. Two-wire Interface Characteristics

| Symbol       | Parameter                                        | Condition                                 | Min.                      | Typ. | Max.                | Units    |
|--------------|--------------------------------------------------|-------------------------------------------|---------------------------|------|---------------------|----------|
| $V_{IH}$     | Input high voltage                               |                                           | $0.7V_{CC}$               |      | $V_{CC}+0.5$        | V        |
| $V_{IL}$     | Input low voltage                                |                                           | -0.5                      |      | $0.3 \cdot V_{CC}$  |          |
| $V_{hys}$    | Hysteresis of Schmitt trigger inputs             |                                           | $0.05 \cdot V_{CC}^{(1)}$ |      |                     |          |
| $V_{OL}$     | Output low voltage                               | 3mA, sink current                         | 0                         |      | 0.4                 |          |
| $t_r$        | Rise time for both SDA and SCL                   |                                           | $20+0.1C_b^{(1)(2)}$      |      | 300                 | ns       |
| $t_{of}$     | Output fall time from $V_{IHmin}$ to $V_{ILmax}$ | $10pF < C_b < 400pF^{(2)}$                | $20+0.1C_b^{(1)(2)}$      |      | 250                 |          |
| $t_{SP}$     | Spikes suppressed by input filter                |                                           | 0                         |      | 50                  |          |
| $I_I$        | Input current for each I/O Pin                   | $0.1V_{CC} < V_I < 0.9V_{CC}$             | -10                       |      | 10                  | $\mu A$  |
| $C_I$        | Capacitance for each I/O Pin                     |                                           |                           |      | 10                  | pF       |
| $f_{SCL}$    | SCL clock frequency                              | $f_{PER}^{(3)} > \max(10f_{SCL}, 250kHz)$ | 0                         |      | 400                 | kHz      |
| $R_P$        | Value of pull-up resistor                        | $f_{SCL} \leq 100kHz$                     | $\frac{V_{CC}-0.4V}{3mA}$ |      | $\frac{100ns}{C_b}$ | $\Omega$ |
|              |                                                  | $f_{SCL} > 100kHz$                        |                           |      | $\frac{300ns}{C_b}$ |          |
| $t_{HD;STA}$ | Hold time (repeated) START condition             | $f_{SCL} \leq 100kHz$                     | 4.0                       |      |                     | $\mu s$  |
|              |                                                  | $f_{SCL} > 100kHz$                        | 0.6                       |      |                     |          |
| $t_{LOW}$    | Low period of SCL clock                          | $f_{SCL} \leq 100kHz$                     | 4.7                       |      |                     |          |
|              |                                                  | $f_{SCL} > 100kHz$                        | 1.3                       |      |                     |          |
| $t_{HIGH}$   | High period of SCL clock                         | $f_{SCL} \leq 100kHz$                     | 4.0                       |      |                     |          |
|              |                                                  | $f_{SCL} > 100kHz$                        | 0.6                       |      |                     |          |
| $t_{SU;STA}$ | Setup time for a repeated START condition        | $f_{SCL} \leq 100kHz$                     | 4.7                       |      |                     |          |
|              |                                                  | $f_{SCL} > 100kHz$                        | 0.6                       |      |                     |          |
| $t_{HD;DAT}$ | Data hold time                                   | $f_{SCL} \leq 100kHz$                     | 0                         |      | 3.45                |          |
|              |                                                  | $f_{SCL} > 100kHz$                        | 0                         |      | 0.9                 |          |
| $t_{SU;DAT}$ | Data setup time                                  | $f_{SCL} \leq 100kHz$                     | 250                       |      |                     | ns       |
|              |                                                  | $f_{SCL} > 100kHz$                        | 100                       |      |                     |          |
| $t_{SU;STO}$ | Setup time for STOP condition                    | $f_{SCL} \leq 100kHz$                     | 4.0                       |      |                     | $\mu s$  |
|              |                                                  | $f_{SCL} > 100kHz$                        | 0.6                       |      |                     |          |
| $t_{BUF}$    | Bus free time between a STOP and START condition | $f_{SCL} \leq 100kHz$                     | 4.7                       |      |                     |          |
|              |                                                  | $f_{SCL} > 100kHz$                        | 1.3                       |      |                     |          |

- Notes:
1. Required only for  $f_{SCL} > 100kHz$ .
  2.  $C_b$  = Capacitance of one bus line in pF.
  3.  $f_{PER}$  = Peripheral clock frequency.

Table 33-127. Gain Stage Characteristics

| Symbol       | Parameter                    | Condition               | Min. | Typ. | Max.            | Units                     |
|--------------|------------------------------|-------------------------|------|------|-----------------|---------------------------|
| $R_{in}$     | Input resistance             | Switched in normal mode |      | 4.0  |                 | k $\Omega$                |
| $C_{sample}$ | Input capacitance            | Switched in normal mode |      | 4.4  |                 | pF                        |
|              | Signal range                 | Gain stage output       | 0    |      | $AV_{CC} - 0.6$ | V                         |
|              | Propagation delay            | ADC conversion rate     | 1/2  | 1    | 3               | Clk <sub>ADC</sub> cycles |
|              | Clock frequency              | Same as ADC             | 100  |      | 1800            | kHz                       |
|              | Gain error                   | 0.5x gain, normal mode  |      | -1   |                 | %                         |
|              |                              | 1x gain, normal mode    |      | -1   |                 |                           |
|              |                              | 8x gain, normal mode    |      | -1   |                 |                           |
|              |                              | 64x gain, normal mode   |      | 5    |                 |                           |
|              | Offset error, input referred | 0.5x gain, normal mode  |      | 10   |                 | mV                        |
|              |                              | 1x gain, normal mode    |      | 5    |                 |                           |
|              |                              | 8x gain, normal mode    |      | -20  |                 |                           |
|              |                              | 64x gain, normal mode   |      | -126 |                 |                           |


### 33.5.7 Analog Comparator Characteristics

Table 33-128. Analog Comparator Characteristics

| Symbol      | Parameter                                 | Condition                        | Min. | Typ. | Max.      | Units   |
|-------------|-------------------------------------------|----------------------------------|------|------|-----------|---------|
| $V_{off}$   | Input offset voltage                      |                                  |      | 10   |           | mV      |
| $I_{lk}$    | Input leakage current                     |                                  |      | <10  | 50        | nA      |
|             | Input voltage range                       |                                  | -0.1 |      | $AV_{CC}$ | V       |
|             | AC startup time                           |                                  |      | 50   |           | $\mu$ s |
| $V_{hys1}$  | Hysteresis, none                          | $V_{CC} = 1.6V - 3.6V$           |      | 0    |           | mV      |
| $V_{hys2}$  | Hysteresis, small                         | $V_{CC} = 1.6V - 3.6V$           |      | 15   |           |         |
| $V_{hys3}$  | Hysteresis, large                         | $V_{CC} = 1.6V - 3.6V$           |      | 30   |           |         |
| $t_{delay}$ | Propagation delay                         | $V_{CC} = 3.0V, T = 85^{\circ}C$ |      | 20   | 40        | ns      |
|             |                                           | $V_{CC} = 3.0V$                  |      | 17   |           |         |
|             | 64-level voltage scaler                   | Integral non-linearity (INL)     |      | 0.3  | 0.5       | lsb     |
|             | Current source accuracy after calibration |                                  |      | 5    |           | %       |
|             | Current source calibration range          | Single mode                      | 4    |      | 6         | $\mu$ A |


**Figure 34-3. Active Mode Supply Current vs.  $V_{CC}$**

$f_{SYS} = 32.768\text{kHz}$  internal oscillator




**Figure 34-4. Active Mode Supply Current vs.  $V_{CC}$**

$f_{SYS} = 1\text{MHz}$  external clock




### 34.3.2.3 Thresholds and Hysteresis

**Figure 34-169. I/O Pin Input Threshold Voltage vs.  $V_{CC}$**   
 $V_{IH}$  I/O pin read as “1”




**Figure 34-170. I/O Pin Input Threshold Voltage vs.  $V_{CC}$**   
 $V_{IL}$  I/O pin read as “0”






**Figure 34-173. INL Error vs. Sample Rate**

$T = 25^{\circ}\text{C}$ ,  $V_{CC} = 3.6\text{V}$ ,  $V_{REF} = 3.0\text{V external}$




**Figure 34-174. INL Error vs. Input Code**




**Figure 34-191. Reset Pin Pull-up Resistor Current vs. Reset Pin Voltage**

$V_{CC} = 1.8V$



**Figure 34-192. Reset Pin Pull-up Resistor Current vs. Reset Pin Voltage**


$V_{CC} = 3.0V$



34.3.8 Oscillator Characteristics


34.3.8.1 Ultra Low-Power Internal Oscillator

Figure 34-195. Ultra Low-Power Internal Oscillator Frequency vs. Temperature




34.3.8.2 32.768kHz Internal Oscillator

Figure 34-196. 32.768kHz Internal Oscillator Frequency vs. Temperature




**Figure 34-243. INL Error vs. Sample Rate**


$T = 25^{\circ}\text{C}$ ,  $V_{CC} = 3.6\text{V}$ ,  $V_{REF} = 3.0\text{V external}$



**Figure 34-244. INL Error vs. Input Code**




**Figure 34-281. SDA Hold Time vs. Supply Voltage**



#### 34.4.10 PDI Characteristics

**Figure 34-282. Maximum PDI Frequency vs.  $V_{CC}$**



## 34.5 Atmel ATxmega256C3

### 34.5.1 Current Consumption

#### 34.5.1.1 Active Mode Supply Current

Figure 34-283. Active Supply Current vs. Frequency

$f_{\text{SYS}} = 0 - 1\text{MHz}$  external clock,  $T = 25^\circ\text{C}$




Figure 34-284. Active Supply Current vs. Frequency

$f_{\text{SYS}} = 1 - 32\text{MHz}$  external clock,  $T = 25^\circ\text{C}$






Figure 34-311. I/O Pin Input Hysteresis vs.  $V_{CC}$




### 34.5.3 ADC Characteristics

Figure 34-312. INL Error vs. External  $V_{REF}$   
 $T = 25^{\circ}\text{C}$ ,  $V_{CC} = 3.6\text{V}$ , external reference




34.5.5 Internal 1.0V Reference Characteristics

Figure 34-327. ADC Internal 1.0V Reference vs. Temperature




34.5.6 BOD Characteristics

Figure 34-328. BOD Thresholds vs. Temperature  
*BOD level = 1.6V*





**Figure 34-339. 2MHz Internal Oscillator Frequency vs. Temperature**  
*DFLL enabled, from the 32.768kHz internal oscillator*



**Figure 34-340. 2MHz Internal Oscillator Frequency vs. CALA Calibration Value**  
 $V_{CC} = 3V$

