

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	AVR
Core Size	8/16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	50
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/atxmega32c3-mh">https://www.e-xfl.com/product-detail/microchip-technology/atxmega32c3-mh</a>

Multipacket transfer enables a data payload exceeding the maximum packet size of an endpoint to be transferred as multiple packets without software intervention. This reduces the CPU intervention and the interrupts needed for USB transfers.

For low-power operation, the USB module can put the microcontroller into any sleep mode when the USB bus is idle and a suspend condition is given. Upon bus resumes, the USB module can wake up the microcontroller from any sleep mode.

PORTD has one USB. Notation of this is USB.

### 33.1.5 I/O Pin Characteristics

The I/O pins complies with the JEDEC LVTTL and LVCMOS specification and the high- and low-level input and output voltage limits reflect or exceed this specification.

**Table 33-7. I/O Pin Characteristics**

Symbol	Parameter	Condition		Min.	Typ.	Max.	Units
$I_{OH}^{(1)}$ / $I_{OL}^{(2)}$	I/O pin source/sink current			-15		15	mA
$V_{IH}$	High level input voltage	$V_{CC} = 2.4 - 3.6V$		0.7* $V_{CC}$		$V_{CC} + 0.5$	V
		$V_{CC} = 1.6 - 2.4V$		0.8* $V_{CC}$		$V_{CC} + 0.5$	
$V_{IL}$	Low level input voltage	$V_{CC} = 2.4 - 3.6V$		-0.5		$0.3*V_{CC}$	V
		$V_{CC} = 1.6 - 2.4V$		-0.5		$0.2*V_{CC}$	
$V_{OH}$	High level output voltage	$V_{CC} = 3.3V$	$I_{OH} = -4mA$	2.6	2.9		V
		$V_{CC} = 3.0V$	$I_{OH} = -3mA$	2.1	2.6		
		$V_{CC} = 1.8V$	$I_{OH} = -1mA$	1.4	1.6		
$V_{OL}$	Low level output voltage	$V_{CC} = 3.3V$	$I_{OL} = 8mA$		0.4	0.76	V
		$V_{CC} = 3.0V$	$I_{OL} = 5mA$		0.3	0.64	
		$V_{CC} = 1.8V$	$I_{OL} = 3mA$		0.2	0.46	
$I_{IN}$	Input leakage current I/O pin	$T = 25^{\circ}C$			<0.01	1.0	$\mu A$
$R_P$	Pull/Bus keeper resistor				25		$k\Omega$

- Notes:
1. The sum of all  $I_{OH}$  for PORTA and PORTB must not exceed 100mA.  
The sum of all  $I_{OH}$  for PORTC, PORTD, and PORTE must for each port not exceed 200mA.  
The sum of all  $I_{OH}$  for pins PF[0-5] on PORTF must not exceed 200mA.  
The sum of all  $I_{OL}$  for pins PF[0-5] on PORTF must not exceed 200mA.  
The sum of all  $I_{OL}$  for pins PF[6-7] on PORTF, PORTR, and PDI must not exceed 100mA.
  2. The sum of all  $I_{OL}$  for PORTA and PORTB must not exceed 100mA.  
The sum of all  $I_{OL}$  for PORTC, PORTD, and PORTE must for each port not exceed 200mA.  
The sum of all  $I_{OL}$  for pins PF[0-5] on PORTF must not exceed 200mA.  
The sum of all  $I_{OL}$  for pins PF[6-7] on PORTF, PORTR, and PDI must not exceed 100mA.

### 33.2.8 Bandgap and Internal 1.0V Reference Characteristics

Table 33-42. Bandgap and Internal 1.0V Reference Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
	Startup time	As reference for ADC	1 CLK <sub>PER</sub> + 2.5μs			μs
		As input voltage to ADC and AC		1.5		
	Bandgap voltage			1.1		
INT1V	Internal 1.00V reference	T= 85°C, calibrated at 85°C	0.99	1.0	1.01	V
		T= 105°C, calibrated at 85°C	0.99	1.0	1.01	
	Variation over voltage and temperature	Calibrated at T= 85°C		1		%

### 33.2.9 Brownout Detection Characteristics

Table 33-43. Brownout Detection Characteristics<sup>(1)</sup>

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
V <sub>BOT</sub>	BOD level 0 falling V <sub>cc</sub>		1.40	1.60	1.70	V
	BOD level 1 falling V <sub>cc</sub>			1.8		
	BOD level 2 falling V <sub>cc</sub>			2.0		
	BOD level 3 falling V <sub>cc</sub>			2.2		
	BOD level 4 falling V <sub>cc</sub>			2.4		
	BOD level 5 falling V <sub>cc</sub>			2.6		
	BOD level 6 falling V <sub>cc</sub>			2.8		
	BOD level 7 falling V <sub>cc</sub>			3.0		
t <sub>BOD</sub>	Detection time	Continuous mode		0.4		μs
		Sampled mode		1000		
V <sub>HYST</sub>	Hysteresis			1.0		%

Note: 1. BOD is calibrated at 85°C within BOD level 0 values, and BOD level 0 is the default level.

### 33.2.10 External Reset Characteristics

Table 33-44. External Reset Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
t <sub>EXT</sub>	Minimum reset pulse width		1000	90		ns
V <sub>RST</sub>	Reset threshold voltage	V <sub>CC</sub> = 2.7 - 3.6V		0.45*V <sub>CC</sub>		V
		V <sub>CC</sub> = 1.6 - 2.7V		0.45*V <sub>CC</sub>		
R <sub>RST</sub>	Reset pin Pull-up Resistor			25		kΩ

### 33.4.13.5 Internal Phase Locked Loop (PLL) Characteristics


**Table 33-110. Internal PLL Characteristics**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$f_{IN}$	Input frequency	Output frequency must be within $f_{OUT}$	0.4		64	
$f_{OUT}$	Output frequency <sup>(1)</sup>	$V_{CC} = 1.6 - 1.8V$	20		48	MHz
		$V_{CC} = 2.7 - 3.6V$	20		128	
	Start-up time			25		$\mu s$
	Re-lock time			25		

Note: 1. The maximum output frequency vs. supply voltage is linear between 1.8V and 2.7V, and can never be higher than four times the maximum CPU frequency.

### 33.4.13.6 External Clock Characteristics

**Figure 33-24.External Clock Drive Waveform**




**Table 33-111.External Clock used as System Clock without Prescaling**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$1/t_{CK}$	Clock Frequency <sup>(1)</sup>	$V_{CC} = 1.6 - 1.8V$	0		12	MHz
		$V_{CC} = 2.7 - 3.6V$	0		32	
$t_{CK}$	Clock Period	$V_{CC} = 1.6 - 1.8V$	83.3			
		$V_{CC} = 2.7 - 3.6V$	31.5			
$t_{CH}$	Clock High Time	$V_{CC} = 1.6 - 1.8V$	30.0			
		$V_{CC} = 2.7 - 3.6V$	12.5			
$t_{CL}$	Clock Low Time	$V_{CC} = 1.6 - 1.8V$	30.0			ns
		$V_{CC} = 2.7 - 3.6V$	12.5			
$t_{CR}$	Rise Time (for maximum frequency)	$V_{CC} = 1.6 - 1.8V$			10	
		$V_{CC} = 2.7 - 3.6V$			3	
$t_{CF}$	Fall Time (for maximum frequency)	$V_{CC} = 1.6 - 1.8V$			10	
		$V_{CC} = 2.7 - 3.6V$			3	
$\Delta t_{CK}$	Change in period from one clock cycle to the next				10	%


Note: 1. The maximum frequency vs. supply voltage is linear between 1.6V and 2.7V, and the same applies for all other parameters with supply voltage conditions.

The maximum CPU clock frequency depends on  $V_{CC}$ . As shown in Figure 33-29 the Frequency vs.  $V_{CC}$  curve is linear between  $1.8V < V_{CC} < 2.7V$ .

**Figure 33-29. Maximum Frequency vs.  $V_{CC}$**




**Figure 34-21. I/O Pin Pull-up Resistor Current vs. Input Voltage**  
 $V_{CC} = 3.3V$




#### 34.1.2.2 Output Voltage vs. Sink/Source Current

**Figure 34-22. I/O Pin Output Voltage vs. Source Current**  
 $V_{CC} = 1.8V$



**Figure 34-27. I/O Pin Output Voltage vs. Sink Current**


$V_{CC} = 3.3V$



#### 34.1.2.3 Thresholds and Hysteresis


**Figure 34-28. I/O Pin Input Threshold Voltage vs.  $V_{CC}$**

$V_{IH}$  I/O pin read as “1”




### 34.1.10 PDI Characteristics

Figure 34-71. Maximum PDI Frequency vs. V<sub>cc</sub>




**Figure 34-76.Active Mode Supply Current vs.  $V_{CC}$**

$f_{SYS} = 2MHz$  internal oscillator




**Figure 34-77.Active Mode Supply Current vs.  $V_{CC}$**


$f_{SYS} = 32MHz$  internal oscillator prescaled to 8MHz




**Figure 34-132. 32MHz Internal Oscillator Frequency vs. Temperature**  
*DFLL enabled, from the 32.768kHz internal oscillator*



**Figure 34-133. 32MHz Internal Oscillator CALA Calibration Step Size**  
 $T = -40^{\circ}\text{C}$ ,  $V_{\text{CC}} = 3.0\text{V}$




**Figure 34-171. I/O Pin Input Hysteresis vs.  $V_{CC}$**




### 34.3.3 ADC Characteristics


**Figure 34-172. INL Error vs. External  $V_{REF}$**   
 $T = 25^\circ\text{C}$ ,  $V_{CC} = 3.6\text{V}$ , external reference



**Figure 34-177. DNL Error vs. Input Code**




**Figure 34-178. Gain Error vs.  $V_{REF}$**   
 $T = 25^\circ\text{C}$ ,  $V_{CC} = 3.6\text{V}$ ,  $\text{ADC sample rate} = 300\text{kspS}$



**Figure 34-197. 32.768kHz Internal Oscillator Frequency vs. Calibration Value**


$V_{CC} = 3.0V$ ,  $T = 25^{\circ}C$




#### 34.3.8.3 2MHz Internal Oscillator

**Figure 34-198. 2MHz Internal Oscillator Frequency vs. Temperature**


*DFLL disabled*



**Figure 34-199. 2MHz Internal Oscillator Frequency vs. Temperature**  
*DFLL enabled, from the 32.768kHz internal oscillator*




**Figure 34-200. 2MHz Internal Oscillator Frequency vs. CALA Calibration Value**  
 $V_{CC} = 3V$ .




**Figure 34-217. Active Mode Supply Current vs. V<sub>CC</sub>**

$f_{SYS} = 2\text{MHz}$  internal oscillator




**Figure 34-218. Active Mode Supply Current vs. V<sub>CC</sub>**

$f_{SYS} = 32\text{MHz}$  internal oscillator prescaled to 8MHz




**Figure 34-235. I/O Pin Output Voltage vs. Source Current**

$V_{CC} = 3.3V$




**Figure 34-236. I/O Pin Output Voltage vs. Sink Current**

$V_{CC} = 1.8V$




#### 34.4.4 Analog Comparator Characteristics

**Figure 34-253. Analog Comparator Hysteresis vs.  $V_{CC}$**   
*Small hysteresis*




**Figure 34-254. Analog Comparator Hysteresis vs.  $V_{CC}$**   
*Large hysteresis*



**Figure 34-267. 32.768kHz Internal Oscillator Frequency vs. Calibration Value**


$V_{CC} = 3.0V$ ,  $T = 25^{\circ}C$




#### 34.4.8.3 2MHz Internal Oscillator

**Figure 34-268. 2MHz Internal Oscillator Frequency vs. Temperature**

*DFLL disabled*




**Figure 34-349. 48MHz Internal Oscillator Frequency vs. Temperature**  
*DFLL enabled, from the 32.768kHz internal oscillator*



### 34.5.9 Two-Wire Interface Characteristics

**Figure 34-350. SDA Hold Time vs. Temperature**



35.4	Atmel ATxmega64C3 .....	340
35.5	Atmel ATxmega32C3 .....	341
<b>36.</b>	<b>Datasheet Revision History .....</b>	<b>342</b>
36.1	8492G – 11/2014 .....	342
36.2	8492F – 07/2013 .....	342
36.3	8492E – 05/2013 .....	343
36.4	8492D – 02/2013 .....	343
36.5	8492C – 07/2012 .....	343
36.6	8492B – 03/2012 .....	343
36.7	8492A – 02/2012 .....	344

<b>Table of Contents .....</b>	<b>i</b>
--------------------------------	----------