

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XF

Product Status	Active
Core Processor	AVR
Core Size	8/16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	50
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atxmega32c3-mn

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The arithmetic logic unit (ALU) supports arithmetic and logic operations between registers or between a constant and a register. Single-register operations can also be executed in the ALU. After an arithmetic operation, the status register is updated to reflect information about the result of the operation.

The ALU is directly connected to the fast-access register file. The 32 x 8-bit general purpose working registers all have single clock cycle access time allowing single-cycle arithmetic logic unit (ALU) operation between registers or between a register and an immediate. Six of the 32 registers can be used as three 16-bit address pointers for program and data space addressing, enabling efficient address calculations.

The memory spaces are linear. The data memory space and the program memory space are two different memory spaces.

The data memory space is divided into I/O registers, SRAM, and external RAM. In addition, the EEPROM can be memory mapped in the data memory.

All I/O status and control registers reside in the lowest 4KB addresses of the data memory. This is referred to as the I/O memory space. The lowest 64 addresses can be accessed directly, or as the data space locations from 0x00 to 0x3F. The rest is the extended I/O memory space, ranging from 0x0040 to 0x0FFF. I/O registers here must be accessed as data space locations using load (LD/LDS/LDD) and store (ST/STS/STD) instructions.

The SRAM holds data. Code execution from SRAM is not supported. It can easily be accessed through the five different addressing modes supported in the AVR architecture. The first SRAM address is 0x2000.

Data addresses 0x1000 to 0x1FFF are reserved for memory mapping of EEPROM.

The program memory is divided in two sections, the application program section and the boot program section. Both sections have dedicated lock bits for write and read/write protection. The SPM instruction that is used for self-programming of the application flash memory must reside in the boot program section. The application section contains an application table section with separate lock bits for write and read/write protection. The application table section can be used for safe storing of nonvolatile data in the program memory.

### 6.4 ALU - Arithmetic Logic Unit

The arithmetic logic unit (ALU) supports arithmetic and logic operations between registers or between a constant and a register. Single-register operations can also be executed. The ALU operates in direct connection with all 32 general purpose registers. In a single clock cycle, arithmetic operations between general purpose registers or between a register and an immediate are executed and the result is stored in the register file. After an arithmetic or logic operation, the status register is updated to reflect information about the result of the operation.

ALU operations are divided into three main categories – arithmetic, logical, and bit functions. Both 8- and 16-bit arithmetic is supported, and the instruction set allows for efficient implementation of 32-bit aritmetic. The hardware multiplier supports signed and unsigned multiplication and fractional format.

#### 6.4.1 Hardware Multiplier

The multiplier is capable of multiplying two 8-bit numbers into a 16-bit result. The hardware multiplier supports different variations of signed and unsigned integer and fractional numbers:

- Multiplication of unsigned integers
- Multiplication of signed integers
- Multiplication of a signed integer with an unsigned integer
- Multiplication of unsigned fractional numbers
- Multiplication of signed fractional numbers
- Multiplication of a signed fractional number with an unsigned one

A multiplication takes two CPU clock cycles.

9

## 14. I/O Ports

## 14.1 Features

- 50 general purpose input and output pins with individual configuration
- Output driver with configurable driver and pull settings:
  - Totem-pole
  - Wired-AND
  - Wired-OR
  - Bus-keeper
  - Inverted I/O
- Input with synchronous and/or asynchronous sensing with interrupts and events
  - Sense both edges
  - Sense rising edges
  - Sense falling edges
  - Sense low level
- Optional pull-up and pull-down resistor on input and Wired-OR/AND configurations
- Asynchronous pin change sensing that can wake the device from all sleep modes
- Two port interrupts with pin masking per I/O port
- Efficient and safe access to port pins
  - Hardware read-modify-write through dedicated toggle/clear/set registers
  - Configuration of multiple pins in a single operation
  - Mapping of port registers into bit-accessible I/O memory space
- Peripheral clocks output on port pin
- Real-time counter clock output to port pin
- Event channels can be output on port pin
- Remapping of digital peripheral pin functions
  - Selectable USART, SPI, and timer/counter input/output pin locations

### 14.2 Overview

One port consists of up to eight port pins: pin 0 to 7. Each port pin can be configured as input or output with configurable driver and pull settings. They also implement synchronous and asynchronous input sensing with interrupts and events for selectable pin change conditions. Asynchronous pin-change sensing means that a pin change can wake the device from all sleep modes, included the modes where no clocks are running.

All functions are individual and configurable per pin, but several pins can be configured in a single operation. The pins have hardware read-modify-write (RMW) functionality for safe and correct change of drive value and/or pull resistor configuration. The direction of one port pin can be changed without unintentionally changing the direction of any other pin.

The port pin configuration also controls input and output selection of other device functions. It is possible to have both the peripheral clock and the real-time clock output to a port pin, and available for external use. The same applies to events from the event system that can be used to synchronize and control external functions. Other digital peripherals, such as USART, SPI, and timer/counters, can be remapped to selectable pin locations in order to optimize pin-out versus application needs.

The notation of the ports are PORTA, PORTB, PORTC, PORTD, PORTE, PORTF, and PORTR.

## 16. TC2 – Timer/Counter Type 2

### 16.1 Features

- Eight eight-bit timer/counters
  - Four Low-byte timer/counter
  - Four High-byte timer/counter
- Up to eight compare channels in each Timer/Counter 2
  - Four compare channels for the low-byte timer/counter
    - Four compare channels for the high-byte timer/counter
- Waveform generation
  - Single slope pulse width modulation
- Timer underflow interrupts/events
- One compare match interrupt/event per compare channel for the low-byte timer/counter
- Can be used with the event system for count control

## 16.2 Overview

There are four Timer/Counter 2. These are realized when a Timer/Counter 0 is set in split mode. It is then a system of two eight-bit timer/counters, each with four compare channels. This results in eight configurable pulse width modulation (PWM) channels with individually controlled duty cycles, and is intended for applications that require a high number of PWM channels.

The two eight-bit timer/counters in this system are referred to as the low-byte timer/counter and high-byte timer/counter, respectively. The difference between them is that only the low-byte timer/counter can be used to generate compare match interrupts and events. The two eight-bit timer/counters have a shared clock source and separate period and compare settings. They can be clocked and timed from the peripheral clock, with optional prescaling, or from the event system. The counters are always counting down.

PORTC, PORTD, PORTE, and PORTF each has one Timer/Counter 2. Notation of these are TCC2 (Time/Counter C2), TCD2, TCE2, and TCF2, respectively.

## 29. Pinout and Pin Functions

The device pinout is shown in "Pinout/Block Diagram" on page 4. In addition to general purpose I/O functionality, each pin can have several alternate functions. This will depend on which peripheral is enabled and connected to the actual pin. Only one of the pin functions can be used at time.

## 29.1 Alternate Pin Function Description

The tables below show the notation for all pin functions available and describe its function.

### 29.1.1 Operation/Power Supply

V <sub>CC</sub>	Digital supply voltage
AV <sub>CC</sub>	Analog supply voltage
GND	Ground

#### 29.1.2 Port Interrupt Functions

SYNC	Port pin with full synchronous and limited asynchronous interrupt function
ASYNC	Port pin with full synchronous and full asynchronous interrupt function

#### 29.1.3 Analog Functions

ACn	Analog Comparator input pin n
ACnOUT	Analog Comparator n Output
ADCn	Analog to Digital Converter input pin n
A <sub>REF</sub>	Analog Reference input pin

### 29.1.4 Timer/Counter and AWEX Functions

OCnxLS	Output Compare Channel x Low Side for Timer/Counter n
OCnxHS	Output Compare Channel x High Side for Timer/Counter n

Mnemonics	Operands	Description	Oper	ation		Flags	#Clocks
MOVW	Rd, Rr	Copy Register Pair	Rd+1:Rd	←	Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	Rd	←	К	None	1
LDS	Rd, k	Load Direct from data space	Rd	~	(k)	None	2 (1)
LD	Rd, X	Load Indirect	Rd	←	(X)	None	1 (1)
LD	Rd, X+	Load Indirect and Post-Increment	Rd X	← ←	(X) X + 1	None	1 <sup>(1)</sup>
LD	Rd, -X	Load Indirect and Pre-Decrement	$X \leftarrow X - 1,$ $Rd \leftarrow (X)$	← ←	X - 1 (X)	None	2 (1)
LD	Rd, Y	Load Indirect	$Rd \gets (Y)$	←	(Y)	None	1 <sup>(1)</sup>
LD	Rd, Y+	Load Indirect and Post-Increment	Rd Y	← ←	(Y) Y + 1	None	1 (1)
LD	Rd, -Y	Load Indirect and Pre-Decrement	Y Rd	← ←	Y - 1 (Y)	None	2 (1)
LDD	Rd, Y+q	Load Indirect with Displacement	Rd	~	(Y + q)	None	2 (1)
LD	Rd, Z	Load Indirect	Rd	~	(Z)	None	1 <sup>(1)</sup>
LD	Rd, Z+	Load Indirect and Post-Increment	Rd Z	← ←	(Z), Z+1	None	1 <sup>(1)</sup>
LD	Rd, -Z	Load Indirect and Pre-Decrement	Z Rd	← ←	Z - 1, (Z)	None	2 (1)
LDD	Rd, Z+q	Load Indirect with Displacement	Rd	←	(Z + q)	None	2 (1)
STS	k, Rr	Store Direct to Data Space	(k)	←	Rd	None	2
ST	X, Rr	Store Indirect	(X)	←	Rr	None	1
ST	X+, Rr	Store Indirect and Post-Increment	(X) X	← ←	Rr, X + 1	None	1
ST	-X, Rr	Store Indirect and Pre-Decrement	X (X)	← ←	X - 1, Rr	None	2
ST	Y, Rr	Store Indirect	(Y)	←	Rr	None	1
ST	Y+, Rr	Store Indirect and Post-Increment	(Y) Y	← ←	Rr, Y + 1	None	1
ST	-Y, Rr	Store Indirect and Pre-Decrement	Y (Y)	← ←	Y - 1, Rr	None	2
STD	Y+q, Rr	Store Indirect with Displacement	(Y + q)	←	Rr	None	2
ST	Z, Rr	Store Indirect	(Z)	←	Rr	None	1
ST	Z+, Rr	Store Indirect and Post-Increment	(Z) Z	← ←	Rr Z + 1	None	1
ST	-Z, Rr	Store Indirect and Pre-Decrement	Z	←	Z - 1	None	2
STD	Z+q,Rr	Store Indirect with Displacement	(Z + q)	~	Rr	None	2
LPM		Load Program Memory	R0	~	(Z)	None	3
LPM	Rd, Z	Load Program Memory	Rd	~	(Z)	None	3
LPM	Rd, Z+	Load Program Memory and Post-Increment	Rd Z	← ←	(Z), Z + 1	None	3
ELPM		Extended Load Program Memory	R0	~	(RAMPZ:Z)	None	3

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
C <sub>XTAL1</sub>	Parasitic capacitance XTAL1 pin			5.9		
C <sub>XTAL2</sub>	Parasitic capacitance XTAL2 pin			8.3		pF
C <sub>LOAD</sub>	Parasitic capacitance load			3.5		

Note: 1. Numbers for negative impedance are not tested in production but guaranteed from design and characterization.

#### 33.1.13.8 External 32.768kHz Crystal Oscillator and TOSC Characteristics

#### Table 33-27. External 32.768kHz Crystal Oscillator and TOSC Characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
ESR/R1 Recommended crystal equivalent series resistance (ESR)	Recommended crystal equivalent series	Crystal load capacitance 6.5pF			60	
		Crystal load capacitance 9.0pF			35	kΩ
	resistance (ESR)	Crystal load capacitance 12pF			28	
C <sub>TOSC1</sub>	Parasitic capacitance TOSC1 pin			3.5		ъĘ
C <sub>TOSC2</sub>	Parasitic capacitance TOSC2 pin			3.5		– p⊢
	Recommended safety factor	capacitance load matched to crystal specification	3			

Note:

See Figure 33-4 for definition.

#### Figure 33-4. TOSC Input Capacitance



The parasitic capacitance between the TOSC pins is  $C_{L1} + C_{L2}$  in series as seen from the crystal when oscillating without external capacitors.

### 33.3.6 ADC Characteristics

Table 55-00. I Ower Oupply, Reference, and input Rang	Table 33-6	6. Power	Supply,	Reference,	and I	nput F	Range
---	------------	----------	---------	------------	-------	--------	-------

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units	
AV <sub>CC</sub>	Analog supply voltage		V <sub>CC</sub> - 0.3		V <sub>CC</sub> + 0.3	V	
V <sub>REF</sub>	Reference voltage		1		AV <sub>CC</sub> - 0.6	v	
R <sub>in</sub>	Input resistance	Switched			4.5	kΩ	
C <sub>in</sub>	Input capacitance	Switched			5	pF	
R <sub>AREF</sub>	Reference input resistance	(leakage only)		>10		MΩ	
C <sub>AREF</sub>	Reference input capacitance	Static load		7		pF	
	Input range		0		V <sub>REF</sub>		
Vin	Conversion range	Differential mode, Vinp - Vinn	-V <sub>REF</sub>		V <sub>REF</sub>	V	
	Conversion range	Single ended unsigned mode, Vinp	-ΔV		$V_{REF}$ - $\Delta V$		
ΔV	Fixed offset voltage			200		lsb	

### Table 33-67. Clock and Timing

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
Clk <sub>ADC</sub>	ADC Clock frequency	Maximum is 1/4 of peripheral clock frequency	100		1800	kHz
		ConditionMin.Typ.Max.UMaximum is 1/4 of peripheral clock frequency10018001800Measuring internal signals100125Measuring internal signals100125Current limitation (CURRLIMIT) off16300CURRLIMIT = LOW16250CURRLIMIT = MEDIUM16150CURRLIMIT = HIGH1650Current limitation steps of 1/2 Clk <sub>ADC</sub> cycles up to 32 Clk <sub>ADC</sub> cycles0.28320ncy)(RES+2)/2+1+ GAIN RES (Resolution) = 8 or 12, GAIN=0 to 35.510ADC clock cycles12247				
f <sub>CIkADC</sub>	Sample rate		16		300	
	NDC Sample rate	Current limitation (CURRLIMIT) off	16		300	ksps
f <sub>CIKADC</sub>		CURRLIMIT = LOW	16		250	
		CURRLIMIT = MEDIUM	16		150	
		CURRLIMIT = HIGH	16		50	
	Sampling time	Configurable in steps of 1/2 $\text{Clk}_{\text{ADC}}$ cycles up to 32 $\text{Clk}_{\text{ADC}}$ cycles	0.28		320	μs
	Conversion time (latency)	(RES+2)/2+1+ GAIN RES (Resolution) = 8 or 12, GAIN=0 to 3	5.5		10	Clkura
	Start-up time	ADC clock cycles		12	24	cycles
	ADC settling time	After changing reference or input mode		7	7	

#### 33.3.14 SPI Characteristics









Table 33-116. Two-wire Interface Characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
V <sub>IH</sub>	Input high voltage		0.7V <sub>CC</sub>		V <sub>CC</sub> +0.5	
V <sub>IL</sub>	Input low voltage		-0.5		0.3*V <sub>CC</sub>	V
V <sub>hys</sub>	Hysteresis of Schmitt trigger inputs		$0.05^{*}V_{CC}^{(1)}$			V
V <sub>OL</sub>	Output low voltage	3mA, sink current	0		0.4	
t <sub>r</sub>	Rise time for both SDA and SCL		20+0.1C <sub>b</sub> <sup>(1)(2)</sup>		300	
t <sub>of</sub>	Output fall time from $V_{\text{IHmin}}$ to $V_{\text{ILmax}}$	$10pF < C_b < 400pF^{(2)}$	20+0.1C <sub>b</sub> <sup>(1)(2)</sup>		250	ns
t <sub>SP</sub>	Spikes suppressed by input filter		0		50	
I <sub>I</sub>	Input current for each I/O Pin	$0.1V_{CC} < V_{I} < 0.9V_{CC}$	-10		10	μA
Cı	Capacitance for each I/O Pin				10	pF
f <sub>SCL</sub>	SCL clock frequency	f <sub>PER</sub> <sup>(3)</sup> >max(10f <sub>SCL</sub> , 250kHz)	0		400	kHz
		$f_{SCL} \leq 100 \text{kHz}$	$V_{CC} = 0.4V$	7	$\frac{100ns}{C_b}$	
R <sub>P</sub>	P <sub>P</sub> Value of pull-up resistor f <sub>SCL</sub> > 100l	f <sub>SCL</sub> > 100kHz	<u>3mA</u>		$\frac{300ns}{C_b}$	Ω
+	Hold time (repeated) START condition	$f_{SCL} \leq 100 kHz$	4.0			
<sup>4</sup> HD;STA	Tiola time (repeated) START condition	f <sub>SCL</sub> > 100kHz	0.6			
+	Low pariod of SCL clock	$f_{SCL} \leq 100 kHz$	4.7			
LOW		f <sub>SCL</sub> > 100kHz	1.3			
+	High period of SCL clock	$f_{SCL} \leq 100 kHz$	4.0			ue
<sup>L</sup> HIGH	Thigh period of SCL Clock	f <sub>SCL</sub> > 100kHz	0.6			μο
+	Setup time for a repeated START	$f_{SCL} \leq 100 kHz$	4.7			
<sup>I</sup> SU;STA	condition	f <sub>SCL</sub> > 100kHz	4.0 0.6 4.7 0.6			
+	High period of SCL clock Setup time for a repeated START condition	$f_{SCL} \! \leq 100 kHz$	0		3.45	
'HD;DAT		f <sub>SCL</sub> > 100kHz	0		0.9	
+	Data sotup timo	$f_{SCL} \leq 100 kHz$	250			ne
<sup>L</sup> SU;DAT		f <sub>SCL</sub> > 100kHz	100			115
+	Sotup time for STOD condition	$f_{SCL} \leq 100 kHz$	4.0			
<sup>L</sup> SU;STO		f <sub>SCL</sub> > 100kHz	0.6			
+	Bus free time between a STOP and	$f_{SCL} \leq 100 kHz$	4.7			μs
<sup>L</sup> BUF	START condition	f <sub>SCL</sub> > 100kHz	1.3			

Notes:

Required only for f<sub>SCL</sub> > 100kHz.
 C<sub>b</sub> = Capacitance of one bus line in pF.
 f<sub>PER</sub> = Peripheral clock frequency.



## 33.5 Atmel ATxmega256C3

#### 33.5.1 Absolute Maximum Ratings

Stresses beyond those listed in Table 33-117 under may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table	33-117.	Absolute	Maximum	Ratings

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
V <sub>CC</sub>	Power supply voltage		-0.3		4	V
I <sub>VCC</sub>	Current into a V <sub>CC</sub> pin				200	m۸
I <sub>GND</sub>	Current out of a GND pin				200	IIIA
V <sub>PIN</sub>	Pin voltage with respect to GND and $\rm V_{\rm CC}$		-0.5		V <sub>CC</sub> +0.5	V
I <sub>PIN</sub>	I/O pin sink/source current		-25		25	mA
T <sub>A</sub>	Storage temperature		-65		150	°C
Tj	Junction temperature				150	0

#### 33.5.2 General Operating Ratings

The device must operate within the ratings listed in Table 33-118 in order for all other electrical characteristics and typical characteristics of the device to be valid.

#### Table 33-118.General Operating Conditions

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units	
V <sub>CC</sub>	Power supply voltage		1.60		3.6	V	
AV <sub>CC</sub>	Analog supply voltage		1.60		3.6	V	
T <sub>A</sub>	Temperature range		-40		85	°C	
Tj	Junction temperature		-40		105	C	

#### Table 33-119. Operating Voltage and Frequency

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
Clk <sub>CPU</sub>	CPU clock frequency	V <sub>CC</sub> = 1.6V	0		12	MHz
		V <sub>CC</sub> = 1.8V	0		12	
		V <sub>CC</sub> = 2.7V	0		32	
		V <sub>CC</sub> = 3.6V	0		32	

#### Table 33-127. Gain Stage Characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
R <sub>in</sub>	Input resistance	Switched in normal mode		4.0		kΩ
C <sub>sample</sub>	Input capacitance	Switched in normal mode		4.4		pF
	Signal range	Gain stage output	0		AV <sub>CC</sub> - 0.6	V
	Propagation delay	ADC conversion rate	1/2	1	3	Clk <sub>ADC</sub> cycles
	Clock frequency	Same as ADC	100		1800	kHz
	Gain error	0.5x gain, normal mode		-1		
		1x gain, normal mode		-1		0/_
		8x gain, normal mode		-1		/0
		64x gain, normal mode		5		
C	Offset error, input referred	0.5x gain, normal mode		10		
		1x gain, normal mode		5		m\/
		8x gain, normal mode		-20		IIIV
		64x gain, normal mode		-126		

### 33.5.7 Analog Comparator Characteristics

#### Table 33-128. Analog Comparator Characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
V <sub>off</sub>	Input offset voltage			10		mV
I <sub>lk</sub>	Input leakage current			<10	50	nA
	Input voltage range		-0.1		AV <sub>CC</sub>	V
	AC startup time			50		μs
V <sub>hys1</sub>	Hysteresis, none	V <sub>CC</sub> = 1.6V - 3.6V		0		
V <sub>hys2</sub>	Hysteresis, small	V <sub>CC</sub> = 1.6V - 3.6V		15		mV
V <sub>hys3</sub>	Hysteresis, large	V <sub>CC</sub> = 1.6V - 3.6V		30		
t <sub>delay</sub>	Propagation delay	V <sub>CC</sub> = 3.0V, T= 85°C		20	40	ns
		V <sub>CC</sub> = 3.0V		17		
	64-level voltage scaler	Integral non-linearity (INL)		0.3	0.5	lsb
	Current source accuracy after calibration			5		%
	Current source calibration range	Single mode	4		6	μA

#### 33.5.14 SPI Characteristics









Figure 34-39. Offset Error vs.  $V_{REF}$ T = 25 °C,  $V_{CC}$  = 3.6V, ADC sample rate = 300ksps



Figure 34-40. Gain Error vs. Temperature  $V_{CC}$  = 3.0V,  $V_{REF}$  = external 2.0V



4.8 3.6 V 3.3 V 4.3 3.0 V 2.7 V 3.8 2.2 V 3.3 1.8 V 1.6 V 2.8 lcc [µA] 2.3 1.8 1.3 0.8 0.3 -0.2 -35 -25 -5 5 15 25 35 45 55 65 75 85 95 105 -45 -15 Temperature [°C]

Figure 34-88. Power-down Mode Supply Current vs. Temperature All functions disabled







Figure 34-126. 32.768kHz Internal Oscillator Frequency vs. Temperature





#### 34.3.8 Oscillator Characteristics

34.3.8.1 Ultra Low-Power Internal Oscillator



Figure 34-195. Ultra Low-Power Internal Oscillator Frequency vs. Temperature

#### 34.3.8.2 32.768kHz Internal Oscillator





#### 34.5.1.3 Power-down Mode Supply Current



Figure 34-297. Power-down Mode Supply Current vs. V<sub>CC</sub> All functions disabled







#### 34.5.2 I/O Pin Characteristics

#### 34.5.2.1 Pull-up





310

#### 34.5.5 Internal 1.0V Reference Characteristics





#### 34.5.6 BOD Characteristics





Figure 34-347. 32MHz Internal Oscillator Frequency vs. CALB Calibration Value  $V_{cc}$  = 3.0V



34.5.8.5 32MHz Internal Oscillator Calibrated to 48MHz



