



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Not For New Designs |
|----------------------------|---|
| Core Processor | M16C/60 |
| Core Size | 16-Bit |
| Speed | 32MHz |
| Connectivity | EBI/EMI, I ² C, SIO, UART/USART |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 85 |
| Program Memory Size | 384KB (384K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 8K x 8 |
| RAM Size | 31K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| Data Converters | A/D 26x10b; D/A 2x8b |
| Oscillator Type | Internal |
| Operating Temperature | -20°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-BQFP |
| Supplier Device Package | 100-QFP (14x20) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f3650knfa-u0 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

As of July 2012

1.3 Product List

Table 1.5 and Table 1.6 list product information. Figure 1.1 shows the Part No., with Memory Size and Package, and Figure 1.2 shows the Marking Diagram (Top View).

|--|

| | ROM Capacity | | | | | | |
|-------------|------------------|------------------|--------------------|--------------|--------------|------------------------------|--|
| Part No. | Program ROM 1 | Program ROM 2 | Data flash | Capacity | Package Code | Remarks | |
| R5F36506NFA | | | | | PRQP0100JD-B | Operating | |
| R5F36506NFB | 100 KD | 16 KP | 4 KB | 10 KP | PLQP0100KB-A | temperature -20°C to 85°C | |
| R5F36506DFA | 120 ND | TO ND | × 2 blocks | 12 ND | PRQP0100JD-B | Operating | |
| R5F36506DFB | | | | | PLQP0100KB-A | temperature -40°C to 85°C | |
| R5F3651ENFC | | | | | PLQP0128KB-A | Operating | |
| R5F3650ENFA | | | | | PRQP0100JD-B | temperature | |
| R5F3650ENFB | | | 4 KB | | PLQP0100KB-A | -20°C to 85°C | |
| R5F3651EDFC | 200 KB | 10 KB | × 2 blocks | 20 KB | PLQP0128KB-A | Operating | |
| R5F3650EDFA | | F | | PRQP0100JD-B | temperature | | |
| R5F3650EDFB | | | | | PLQP0100KB-A | -40°C to 85°C | |
| R5F3651KNFC | | | | | PLQP0128KB-A | Operating | |
| R5F3650KNFA | | | | | PRQP0100JD-B | temperature | |
| R5F3650KNFB | 204 1/12 | | 4 KB × 2 blocks | | PLQP0100KB-A | -20°C to 85°C | |
| R5F3651KDFC | 384 NB | 10 KB | | 31 KB | PLQP0128KB-A | Operating | |
| R5F3650KDFA | | | | | PRQP0100JD-B | temperature | |
| R5F3650KDFB | | | | | PLQP0100KB-A | -40°C to 85°C | |
| R5F3651MNFC | | | | | PLQP0128KB-A | Operating | |
| R5F3650MNFA | - | | | | PRQP0100JD-B | temperature | |
| R5F3650MNFB | | | 4 KB | 24 1/12 | PLQP0100KB-A | -20°C to 85°C | |
| R5F3651MDFC | 512 KB | 10 KB | × 2 blocks | 31 KB | PLQP0128KB-A | Operating | |
| R5F3650MDFA | | | | | PRQP0100JD-B | temperature | |
| R5F3650MDFB | | | | | PLQP0100KB-A | -40°C to 85°C | |
| R5F3651NNFC | | | | | PLQP0128KB-A | Operating | |
| R5F3650NNFA | | | | | PRQP0100JD-B | temperature | |
| R5F3650NNFB | 512 KB | 16 K P | 4 KB × 2 | | PLQP0100KB-A | -20°C to 85°C | |
| R5F3651NDFC | 512 KB | 10 KD | blocks | 47 ND | PLQP0128KB-A | Operating | |
| R5F3650NDFA | | | | | PRQP0100JD-B | temperature | |
| R5F3650NDFB | | | | | PLQP0100KB-A | -40°C to 85°C | |
| R5F3651RNFC | | | | | PLQP0128KB-A | Operating | |
| R5F3650RNFA | | | | | PRQP0100JD-B | temperature | |
| R5F3650RNFB | 640 KP | 16 KD | 4 KB | | PLQP0100KB-A | -20°C to 85°C | |
| R5F3651RDFC | 040 ND | | × 2 blocks | 41 ND | PLQP0128KB-A | Operating | |
| R5F3650RDFA | | | | | PRQP0100JD-B | temperature | |
| R5F3650RDFB | | | | | PLQP0100KB-A | -40°C to 85°C | |

(D): Under development

(P): Planning

Previous package codes are as follows: PLQP0128KB-A: 128P6Q-A PRQP0100JD-B: 100P6F-A PLQP0100KB-A: 100P6Q-A



As of July 2012

Product List (2/2) Table 1.6

| | ROM Capacity | | | DAM | | Remarks | |
|-------------|--|--------|------------|--------------|--------------|---------------|--|
| Part No. | Program Program Rogram Data flash Capa ROM 1 ROM 2 Data flash Capa | | Capacity | Package Code | | | |
| R5F3651TNFC | | | | | PLQP0128KB-A | Operating | |
| R5F3650TNFA | | | | PRQP0100JD-B | temperature | | |
| R5F3650TNFB | 769 KP | 16 K P | 4 KB | | PLQP0100KB-A | -20°C to 85°C | |
| R5F3651TDFC | 700 KB | TORD | × 2 blocks | 47 KD | PLQP0128KB-A | Operating | |
| R5F3650TDFA | | | | | PRQP0100JD-B | temperature | |
| R5F3650TDFB | | | | | PLQP0100KB-A | -40°C to 85°C | |

(D): Under development (P): Planning

Previous package codes are as follows: PLQP0128KB-A: 128P6Q-A PRQP0100JD-B: 100P6F-A PLQP0100KB-A: 100P6Q-A



| Control | | | I/O Pin for Peripheral Function | | | | | |
|---------|------|-------|---------------------------------|-------|------------------|---------------------------------|----------------------|--|
| Pin No. | Pin | Port | Interrupt | Timer | Serial interface | A/D converter, D/A converter | Bus Control Pin | |
| 51 | | P5_6 | | | | | ALE | |
| 52 | | P5_5 | | | | | HOLD | |
| 53 | | P5_4 | | | | | HLDA | |
| 54 | | P13_3 | | | | | | |
| 55 | | P13_2 | | | | | | |
| 56 | | P13_1 | | | | | | |
| 57 | | P13_0 | | | | | | |
| 58 | | P5_3 | | | | | BCLK | |
| 59 | | P5_2 | | | | | RD | |
| 60 | | P5_1 | | | | | WRH/BHE | |
| 61 | | P5_0 | | | | | WRL/WR | |
| 62 | | P12_7 | | | | | | |
| 63 | | P12_6 | | | | | | |
| 64 | | P12_5 | | | | | | |
| 65 | | P4_7 | | PWM1 | TXD7/SDA7 | | CS3 | |
| 66 | | P4_6 | | PWM0 | RXD7/SCL7 | | CS2 | |
| 67 | | P4_5 | | | CLK7 | | CS1 | |
| 68 | | P4_4 | | | CTS7/RTS7 | | CS0 | |
| 69 | | P4_3 | | | | | A19 | |
| 70 | | P4_2 | | | | | A18 | |
| 71 | | P4_1 | | | | | A17 | |
| 72 | | P4_0 | | | | | A16 | |
| 73 | | P3_7 | | | | | A15 | |
| 74 | | P3_6 | | | | | A14 | |
| 75 | | P3_5 | | | | | A13 | |
| 76 | | P3_4 | | | | | A12 | |
| 77 | | P3_3 | | | | | A11 | |
| 78 | | P3_2 | | | | | A10 | |
| 79 | | P3_1 | | | | | A9 | |
| 80 | | P12_4 | | | | | | |
| 81 | | P12_3 | | | | | | |
| 82 | | P12_2 | | | | | | |
| 83 | | P12_1 | | | | | | |
| 84 | | P12_0 | | | | | | |
| 85 | VCC2 | | | | | | | |
| 86 | | P3_0 | | | | | A8, [A8/D7] | |
| 87 | VSS | | | | | | | |
| 88 | | P2_7 | | | | AN2_7 | A7, [A7/D7], [A7/D6] | |
| 89 | | P2_6 | | | | AN2_6 | A6, [A6/D6], [A6/D5] | |
| 90 | | P2_5 | INT7 | | | AN2_5 | A5, [A5/D5], [A5/D4] | |
| 91 | | P2_4 | INT6 | | | AN2_4 | A4[A4/D4], [A4/D3] | |
| 92 | | P2_3 | | | | AN2_3 | A3, [A3/D3], [A3/D2] | |
| 93 | | P2_2 | | | | AN2_2 | A2, [A2/D2], [A2/D1] | |
| 94 | | P2_1 | | | | AN2_1 | A1, [A1/D1], [A1/D0] | |
| 95 | | P2_0 | INTE | | | AN2_0 | AU, [AU/D0], A0 | |
| 96 | | P1_7 | IN15 | | | | D15 | |
| 97 | | P1_6 | INT4 | IDW | | | D14 | |
| 98 | | P1_5 | INT3 | IDV | 1 | | D13 | |

Table 1.8 Pin Names for the 128-Pin Package (2/3)

P1_4

P1_3

99

100



TXD6/SDA6

D12

D11

| Pin | No. | Control | | I/O Pin for Peripheral Function | | | | |
|-----|-----|---------|-------|---------------------------------|-------|------------------|---------------------------------|----------------------|
| FA | FB | Pin | Port | Interrupt | Timer | Serial interface | A/D converter, D/A converter | Bus Control Pin |
| 51 | 49 | | P4_3 | | | | | A19 |
| 52 | 50 | | P4_2 | | | | | A18 |
| 53 | 51 | | P4_1 | | | | | A17 |
| 54 | 52 | | P4_0 | | | | | A16 |
| 55 | 53 | | P3_7 | | | | | A15 |
| 56 | 54 | | P3_6 | | | | | A14 |
| 57 | 55 | | P3_5 | | | | | A13 |
| 58 | 56 | | P3_4 | | | | | A12 |
| 59 | 57 | | P3_3 | | | | | A11 |
| 60 | 58 | | P3_2 | | | | | A10 |
| 61 | 59 | | P3_1 | | | | | A9 |
| 62 | 60 | VCC2 | | | | | | |
| 63 | 61 | | P3_0 | | | | | A8, [A8/D7] |
| 64 | 62 | VSS | | | | | | |
| 65 | 63 | | P2_7 | | | | AN2_7 | A7, [A7/D7], [A7/D6] |
| 66 | 64 | | P2_6 | | | | AN2_6 | A6, [A6/D6], [A6/D5] |
| 67 | 65 | | P2_5 | INT7 | | | AN2_5 | A5, [A5/D5], [A5/D4] |
| 68 | 66 | | P2_4 | INT6 | | | AN2_4 | A4, [A4/D4], [A4/D3] |
| 69 | 67 | | P2_3 | | | | AN2_3 | A3, [A3/D3], [A3/D2] |
| 70 | 68 | | P2_2 | | | | AN2_2 | A2, [A2/D2], [A2/D1] |
| 71 | 69 | | P2_1 | | | | AN2_1 | A1, [A1/D1], [A1/D0] |
| 72 | 70 | | P2_0 | | | | AN2_0 | A0, [A0/D0], A0 |
| 73 | 71 | | P1_7 | INT5 | IDU | | | D15 |
| 74 | 72 | | P1_6 | INT4 | IDW | | | D14 |
| 75 | 73 | | P1_5 | ĪNT3 | IDV | | | D13 |
| 76 | 74 | | P1_4 | | | | | D12 |
| 77 | 75 | | P1_3 | | | TXD6/SDA6 | | D11 |
| 78 | 76 | | P1_2 | | | RXD6/SCL6 | | D10 |
| 79 | 77 | | P1_1 | | | CLK6 | | D9 |
| 80 | 78 | | P1_0 | | | CTS6/RTS6 | | D8 |
| 81 | 79 | | P0_7 | | | | AN0_7 | D7 |
| 82 | 80 | | P0_6 | | | | AN0_6 | D6 |
| 83 | 81 | | P0_5 | | | | AN0_5 | D5 |
| 84 | 82 | | P0_4 | | | | AN0_4 | D4 |
| 85 | 83 | | P0_3 | | | | AN0_3 | D3 |
| 86 | 84 | | P0_2 | | | | AN0_2 | D2 |
| 87 | 85 | | P0_1 | | | | AN0_1 | D1 |
| 88 | 86 | | P0_0 | | | | AN0_0 | D0 |
| 89 | 87 | | P10_7 | KI3 | | | AN7 | |
| 90 | 88 | | P10_6 | KI2 | | | AN6 | |
| 91 | 89 | | P10_5 | KI1 | | | AN5 | |
| 92 | 90 | | P10_4 | KI0 | | | AN4 | |
| 93 | 91 | | P10_3 | | | | AN3 | |
| 94 | 92 | | P10_2 | | | | AN2 | |
| 95 | 93 | | P10_1 | | | | AN1 | |
| 96 | 94 | AVSS | | | | | | |
| 97 | 95 | | P10_0 | 1 | | | AN0 | |
| 98 | 96 | VREF | | 1 | | | | |
| 99 | 97 | AVCC | | | | | | |
| 100 | 98 | | P9_7 | 1 | | SIN4 | ADTRG | |

 Table 1.11
 Pin Names for the 100-Pin Package (2/2)



3.3 Accessible Area in Each Mode

Areas that can be accessed vary depending on processor mode and the status of each control bit. Figure 3.3 shows the Accessible Area in Each Mode.

In single-chip mode, the SFRs, internal RAM, and internal ROM can be accessed.

In memory expansion mode, the SFRs, internal RAM, internal ROM, and external areas can be accessed. Address space is expandable to 4 MB with the memory area expansion function.

In microprocessor mode, the SFRs, internal RAM, and external areas can be accessed. Address space is expandable to 4 MB with the memory area expansion function. Allocate ROM to the fixed vector table from FFFDCh to FFFFFh.







| Address | Register | Symbol | Reset Value |
|----------|---|---------|--------------|
| 0060h | | | |
| 0061h | | | |
| 0062h | | | |
| 0063h | | | |
| 0064h | | | |
| 0065h | | | |
| 0066h | | | |
| 0067h | | | |
| 0068h | | | |
| 0069h | DMA2 Interrupt Control Register | DM2IC | XXXX X000b |
| 006Ah | DMA3 Interrupt Control Register | DM3IC | XXXX X000b |
| 00051 | UART5 Bus Collision Detection Interrupt Control Register | U5BCNIC | |
| 006Bh | CEC1 Interrupt Control Register | CEC1IC | XXXX X000b |
| 000Ch | UART5 Transmit Interrupt Control Register | S5TIC | |
| 006Ch | CEC2 Interrupt Control Register | CEC2IC | |
| 006Dh | UART5 Receive Interrupt Control Register | S5RIC | XXXX X000b |
| | LIADTO Due Colligion Detection Interrupt Control Desigter | U6BCNIC | |
| 006Eh | Pool Time Clock Periodia Interrupt Control Register | | XXXX X000b |
| | Real-Time Clock Feriodic Interrupt Control Register | RTCTIC | |
| 006Eb | UART6 Transmit Interrupt Control Register | S6TIC | |
| 000F11 | Real-Time Clock Compare Interrupt Control Register | RTCCIC | |
| 0070h | UART6 Receive Interrupt Control Register | S6RIC | XXXX X000b |
| 0071h | UART7 Bus Collision Detection Interrupt Control Register | U7BCNIC | |
| 007111 | Remote Control Signal Receiver 0 Interrupt Control Register | PMC0IC | |
| 0072h | UART7 Transmit Interrupt Control Register | S7TIC | |
| 007211 | Remote Control Signal Receiver 1 Interrupt Control Register | PMC1IC | |
| 0073h | UART7 Receive Interrupt Control Register | S7RIC | XXXX X000b |
| 0074h | | | |
| 0075h | | | |
| 0076h | | | |
| 0077h | | | |
| 0078h | | | |
| 0079h | | | |
| 007Ah | | | |
| 007Bh | I2C-bus Interface Interrupt Control Register | IICIC | XXXX X000b |
| 007Ch | SCL/SDA Interrupt Control Register | SCLDAIC | XXXX X000b |
| 007Dh | | | |
| 007Eh | | | |
| 007Fh | | | |
| 0080h to | | | |
| 017Fh | | | |
| | 1 | | X: Undefined |

Table 4.4SFR Information (4) (1)

Note:



| 0180h 0181h 0182h 0183h XXh XXh 0181h 0183h XXh XXh 0183h XXh XXh 0184h XXh XXh 0185h DMA0 Destination Pointer DAR0 XXh 0186h 0Xh 0Xh 0Xh 0186h 0Xh 0Xh 0Xh 0187h DMA0 Transfer Counter TCR0 XXh 0188h DMA0 Control Register DMOCON 00000 0X00b 0180h DMA0 Control Register DMOCON 00000 0X00b 0180h DMA1 Source Pointer XXh 0Xh 0197h SAR1 XXh 0Xh 0198h DMA1 Source Pointer SAR1 XXh 0198h DMA1 Source Pointer DAR1 XXh 0199h DMA1 Destination Pointer DAR1 XXh 0199h DMA1 Transfer Counter TCR1 XXh 0199h DMA1 Control Register DM1CON 00000 0X00b 0199h DMA1 Control Register DM1CON 00000 0X00b 0199h OMA1 Control Register DM1CON 00000 0X00b 0199h DMA2 Source Pointer XXh 0Xh 0199h DMA2 Source Pointer XXh 0Xh | Address | Register | Symbol | Reset Value |
|---|---------|--------------------------|----------|-------------|
| 0181h DNA0 Source Pointer SAR0 XXh 0182h 0Xh 0Xh 0183h XXh XXh 0184h DMA0 Destination Pointer DAR0 XXh 0185h DMA0 Destination Pointer DAR0 XXh 0187h DMA0 Transfer Counter TCR0 XXh 0188h DMA0 Transfer Counter TCR0 XXh 0188h DMA0 Control Register DMOCON 0000 0X00b 0180h DMA0 Control Register DMOCON 0000 0X00b 0180h DMA0 Control Register DMOCON 0000 0X00b 0180h DMA1 Source Pointer SAR1 XXh 0199h DMA1 Destination Pointer SAR1 XXh 0199h DMA1 Destination Pointer DAR1 XXh 0199h DMA1 Transfer Counter DM1 XXh 0199h DMA1 Control Register DM1CON 0000 0X00b 0199h DMA2 Source Pointer XXh 0Xh 0199h DMA2 Source Pointer DM2 <td>0180h</td> <td></td> <td></td> <td>XXh</td> | 0180h | | | XXh |
| 0182h 0Xh 0183h XXh 0184h XXh 0185h DMA0 Destination Pointer 0Xh 0186h 0Xh 0187h XXh 0188h DMA0 Transfer Counter TCR0 0188h TCR0 XXh 0188h TCR0 XXh 0188h MA0 Control Register DM0CON 0182h 0MA0 Control Register DM0CON 0182h 0182h 0182h 0182h 0182h 0182h 0193h 0193h 0193h 0193h 0193h 0193h 0193h 0193h 0193h | 0181h | DMA0 Source Pointer | SAR0 | XXh |
| 0183h XXh 0184h DMA0 Destination Pointer XXh 0186h DMA0 Transfer Counter XXh 0188h DMA0 Transfer Counter TCR0 XXh 0188h DMA0 Transfer Counter TCR0 XXh 0188h DMA0 Control Register DM0CON 0000 0X00b 018bh DM0CON 0000 0X00b 018Dh 018bh DM12 XXh 018Dh 018bh DM12 XXh 0000 0X00b 018bh DM12 XXh 0000 0X00b 018bh 0000 0X00b 0000 0X00b 018bh 0Xh 0000 0X00b 018bh 0Xh 0000 0X00b 018bh 0Xh 0Xh 0Xh 019bh DMA1 Destination Pointer DAR1 XXh 0Xh 0Xh 0Xh 0Xh 0Xh 0Xh 019h 019h 014h 0Xh 019h | 0182h | | | 0Xh |
| 0184h 0185h 0186h DAR0 XXh 0Xh 0186h 0187h 0Xh 0Xh 0187h | 0183h | | | |
| 0185h DMA0 Destination Pointer DAR0 XXh 0187h 0Xh 0Xh 0187h TCR0 XXh 0188h DMA0 Transfer Counter TCR0 XXh 0188h DMA0 Transfer Counter TCR0 XXh 0188h DMA0 Control Register DMOCON 0000 0X00b 0180h 0182h DMA0 Control Register DMOCON 0000 0X00b 0180h 0182h 0182h 0182h 0187h 0187h 0187h 0187h 0187h 0198h DMA1 Source Pointer SAR1 XXh 0198h DMA1 Destination Pointer DAR1 0198h DMA1 Transfer Counter TCR1 XXh 0198h DMA1 Control Register DM1CON 00000 0X00b 0199h 0198h DMA2 Source Pointer DM1CON 00000 | 0184h | | | XXh |
| 0186h 0Xh 0187h 0Xh 0188h DMA0 Transfer Counter TCR0 0188h 0000 0X00b 0188h 0Xh 0188h 0Xh 0198h 0MA1 Source Pointer 0198h 0MA1 Destination Pointer 0AR1 0198h 0MA1 Transfer Counter XXh 0198h 0MA1 Transfer Counter 0Xh 0198h 0M1CON 00000 0X00b 0199h 0M41 Control Register 0M1CON 0199h 0M42 Source Pointer AXh <td< td=""><td>0185h</td><td>DMA0 Destination Pointer</td><td>DAR0</td><td>XXh</td></td<> | 0185h | DMA0 Destination Pointer | DAR0 | XXh |
| 0187h 0MA0 Transfer Counter TCR0 XXh 0188h 0MA0 Transfer Counter TCR0 XXh 0188h 0MA0 Control Register DMOCON 0000 0X00b 0180h 0MA0 Control Register DMOCON 0000 0X00b 0180h 0000 0X00b 0000 0X00b 0000 0X00b 0180h 0001 0X0h 0000 0X00b 0000 0X00b 0180h 0001 0X0h 0000 0X00b 0000 0X00b 0180h 0001 0X0h 0000 0X0h 0000 0X0h 0190h 0MA1 Source Pointer SAR1 XXh 0192h 0MA1 Destination Pointer DAR1 XXh 0193h 0MA1 Destination Pointer DAR1 XXh 0193h 0MA1 Transfer Counter TCR1 XXh 0193h 0MA1 Transfer Counter DM1CON 00000 0X00b 0193h 0MA1 Control Register DM1CON 00000 0X00b 0193h 0MA2 Source Pointer SAR2 XXh 014Ah 0MA2 Source Pointer OXh 0Xh <td< td=""><td>0186h</td><td></td><td></td><td>0Xh</td></td<> | 0186h | | | 0Xh |
| 0188h DMA0 Transfer Counter TCR0 XXh 0188h 018Ah 018Ah DMA0 Control Register DM0CON 0000 0000b 018Ch DMA0 Control Register DM0CON 0000 0000b 018Dh 019Ah 019Ah 019Ah 019Ah 019Ah 019Bh 019Bh 019Bh 019Dh 019Dh 019Bh <td>0187h</td> <td></td> <td></td> <td>0, 11</td> | 0187h | | | 0, 11 |
| DMA0 Transfer Counter TCR0 TCR0 TCR0 0188h 0188h 0188h DMA0 Control Register DMOCON 00000 0X00b 0188h 0188h 0188h | 0188h | | | XXh |
| 018Ah | 0189h | DMA0 Transfer Counter | TCR0 | XXh |
| Diskit DMA0 Control Register DM0CON 0000 0X00b 0180h 0000 0X00b 0180h 0000 0X00b 0180h 0180h 0000 0X00b 0000 0X00b 0180h 0180h 0180h 0000 0X00b 0180h 0180h 0000 0X00b 0000 0X00b 0180h 0180h XXh 0000 0X00b 0190h 0190h XXh 0Xh 0193h 0MA1 Source Pointer DAR1 XXh 0193h 0MA1 Destination Pointer DAR1 XXh 0193h 0MA1 Transfer Counter TCR1 XXh 0193h 0MA1 Transfer Counter TCR1 XXh 0193h 0MA1 Control Register DM1CON 0000 0X00b 0193h 0M1CON 00000 0X00b 0197h 0Xh 0193h 0M10 Control Register DM1CON 00000 0X00b 0193h 0M10 Control Register DM1CON 0000 0X0b 014Ah 0AA2 0Xh 0Xh 014Ah 0AA2 0Xh | 0184h | | | 77711 |
| Dist.n DMAC Control Register DMOCON 0000 0X00b 018Ch DMOCON 0000 0X00b 018Ch 018Eh 018Fh 0190h DMA1 Source Pointer SAR1 XXh 0192h 0193h XXh 0193h XXh | 018Bb | | | |
| Difference Difference Difference 018Dh 0000 00000 0000 00000 018Dh 018Dh 0000 00000 019Bh 0191h DMA1 Source Pointer XXh 0193h 0001 0000 0000 0000 0000 0000 0193h 0001 0000 0000 0000 0000 0000 0193h 0001 0000 0000 0000 0000 0000 0193h 0001 0000 0000 0000 0000 0000 0000 0193h 0001 0000 0000 0000 0000 0000 0000 0000 0193h 00001 0000 0000 0000 0000 0000 0000 0193h 00001 0000 0000 0000 0000 0000 0000 0193h 00001 0000 0000 0000 0000 0000 0000 0193h 00000 0000 00000 0000 0000 0000 | 010Dh | DMA0 Control Register | DMOCON | 0000 02006 |
| 010011 XXh 018Eh XXh 0197h XXh 0192h 0Xh 0Xh 0192h 0Xh 0Xh 0193h XXh 0193h XXh 0193h XXh 0193h XXh 0193h XXh 0193h XXh 0193h 0197n 0198h 0198h 0198h 0198h 0198h 0198h 0198h 0198h <td>01001</td> <td></td> <td>Divideon</td> <td>0000 07000</td> | 01001 | | Divideon | 0000 07000 |
| 018Eh | 01000 | | | |
| Otern XXh 0190h XXh 0191h DMA1 Source Pointer XXh 0192h 0Xh 0193h 0Xh 0193h XXh 0140h XXh 0140h XXh 0140h XXh 0140h XXh 0140h XXh | 010EH | | | |
| 0190h 0192h MA1 Source Pointer XAR1 XAR1 0192h 0Xh 0Xh 0193h 0Xh 0Xh 0193h XXh 0Xh 0193h DMA1 Destination Pointer DAR1 XXh 0196h DMA1 Destination Pointer DAR1 XXh 0196h DMA1 Transfer Counter TCR1 XXh 0199h DMA1 Transfer Counter TCR1 XXh 0199h DMA1 Control Register DM1CON 00000 0X00b 019Dh | 0100h | | | VVh |
| Origin 0192hDMA1 Source PointerAAT AAT0192h0Xh0193h0Xh0194hDMA1 Destination PointerDAR10196hDAR1XXh0197h0Xh0197h0Xh0198hDMA1 Transfer CounterTCR10198hXXh0199hTCR10198h0MA1 Control Register0198h0MA1 Control Register0198h0MA1 Control Register0198h0000 0X00b0199h0000 0X00b0199h0000 0X00b0199h0000 0X00b0199h0000 0X00b0199h0000 0X00b0199h0000 0X00b0199h0000 0X00b0199h0000 0X00b0199h0000 0X00b0141hDMA2 Source Pointer01A2h0Xh01A3h01A2h01A3h01A2h01A3h01A2h01A3h01A2h01A3h01A2h01A4h01A2h01A4h01A2h01A4h01A2h01A4h01A2h01A4h01A2h01A4h01A2h01A4h01A2h01A4h01A2h01A4h01A2h01A4h01A2h01A4h01A2h01A4h01A2h01A4h01A4h01A4h01A4h01A4h01A4h01A4h01A4h01A4h01A4h01A4h01A4h01A4h01A4h0 | 01901 | DMA1 Source Deinter | SAD1 | |
| 01321 041 0193h 0194h 0195h DMA1 Destination Pointer DAR1 0195h DMA1 Destination Pointer XXh 0197h 0Xh 0198h DMA1 Transfer Counter TCR1 XXh 0198h DMA1 Transfer Counter TCR1 XXh 0198h DMA1 Control Register DM1CON 0000 0X00b 0199h 0199h 0199h 0199h 0199h 0140h 01A1h DMA2 Source Pointer SAR2 XXh 01A3h 01A3h | 01911 | | SART | |
| OTSDIT XXh 0194h DAR1 XXh 0195h DMA1 Destination Pointer DAR1 XXh 0196h 0Xh 0Xh 0Xh 0197h DMA1 Transfer Counter TCR1 XXh 0198h DMA1 Transfer Counter TCR1 XXh 0199h DMA1 Control Register DM1CON 0000 0X00b 019Dh 0MA1 Control Register DM1CON 0000 0X00b 019Eh 0MA2 Control Register DM1CON 0000 0X00b 019Eh 019Eh 019Eh 019Dh | 019211 | | | UXII |
| OT39411 0195h DMA1 Destination Pointer DAR1 XAh 0196h DMA1 Destination Pointer DAR1 XXh 0197h Image: Content of the second s | 01931 | | | VVh |
| Otsol DMA1 Destination Pointer DAR1 AAn 0196h 0Xh 0Xh 0Xh 0197h TCR1 XXh 0198h DMA1 Transfer Counter TCR1 XXh 0198h TCR1 XXh Xh 0198h DMA1 Control Register DM1CON 0000 0X00b 019Dh 019Fh 019Fh 019Fh 0140h 01A0h 01A0h 01A0h 01A0h 01A1h DMA2 Source Pointer 01A2h 01A5h DMA2 Destination Pointer DAR2 </td <td>019411</td> <td>DMA1 Destinction Bointer</td> <td></td> <td></td> | 019411 | DMA1 Destinction Bointer | | |
| OrigonOwnOwn0197hImage: Control Control RegisterTCR1XXh0198hImage: Control RegisterDM1CON00000 0X00b019ChDMA1 Control RegisterDM1CON00000 0X00b019ChDMA1 Control RegisterDM1CON00000 0X00b019EhImage: Control RegisterImage: Control RegisterImage: Control Register019FhImage: Control RegisterImage: Control RegisterImage: Control Register019FhImage: Control RegisterImage: Control RegisterImage: Control Register01A0hImage: Control RegisterImage: Control RegisterImage: Control Register01A3hImage: Control RegisterImage: Control RegisterImage: Control Register01A6hImage: Control RegisterImage: Control RegisterImage: Control Register01A2hImage: Control RegisterImage: Control RegisterIma | 01950 | | DART | |
| OTSPIN TCR1 XXh 0198h DMA1 Transfer Counter TCR1 XXh 019Ah | 01901 | | | UAII |
| Otisin DMA1 Transfer Counter TCR1 XAII 0199h XXh XXh 019A1 019Ah | 01971 | | | VVh |
| 0199/I XXII 019Ah | 01900 | DMA1 Transfer Counter | TCR1 | |
| 019An | 01990 | | | |
| 019bitDMA1 Control RegisterDM1CON0000 0X00b019Dh019Dh019Eh01A0hMA2 Source PointerSAR2XXh01A2h01A3h01A4h01A4h01A4h01A4h01A4h01A4h01A4h01A6h01A8h <td>019A1</td> <td></td> <td></td> <td></td> | 019A1 | | | |
| 019Ch DMRT Control Register DMRT Control Register 019Dh | 019BN | DMA1 Control Dogistor | DM1CON | 0000 02006 |
| 019Dh | 01901 | | DIVITCON | |
| 019EnComparisonComparison019FhImage: ComparisonImage: ComparisonImage: Comparison01A0hImage: ComparisonImage: ComparisonImage: Comparison01A1hImage: ComparisonImage: ComparisonImage: Comparison01A2hImage: ComparisonImage: ComparisonImage: Comparison01A3hImage: ComparisonImage: ComparisonImage: Comparison01A4hImage: ComparisonImage: ComparisonImage: Comparison01A4hImage: ComparisonImage: ComparisonImage: Comparison01A6hImage: ComparisonImage: ComparisonImage: Comparison01A8hImage: ComparisonImage: Com | 01900 | | | |
| 013PhXXh01A0hMA2 Source PointerSAR2XXh01A1hDMA2 Source PointerSAR2XXh01A2h0Xh0Xh01A3h01A4hMA2 Destination PointerDAR2XXh01A6h0Xh0Xh01A8hMA2 Transfer CounterTCR2XXh01A9h </td <td>019EN</td> <td></td> <td></td> <td></td> | 019EN | | | |
| 01A0hXAh01A1hDMA2 Source PointerSAR2XXh01A2h01A2h0Xh0Xh01A3h </td <td>01950</td> <td></td> <td></td> <td>VVh</td> | 01950 | | | VVh |
| UTATINDMA2 Source PointerSAR2XXn01A2h0Xh0Xh01A3h01A4hXXh01A4hDMA2 Destination PointerDAR2XXh01A6h0Xh0Xh01A6h0Xh0Xh01A6h0Xh0Xh01A7h0Xh0Xh01A8hDMA2 Transfer CounterTCR2XXh01A9h0MA2 Transfer CounterTCR2XXh01A8h01AAh01AAh01000 0X00b01A8h01AAh01000 0X00b0000 0X00b01ABh01AChDM2CON0000 0X00b01ADh01000 0X00b0000 0X00b01AFh01000 0X00b0000 0X00b | 01A0n | DMAG Course Deinter | | |
| 01A2n000000000000000000000000000000000 | 01AIN | | SAR2 | |
| 01A3nImage: Constraint of the second sec | 01A2h | | | UXN |
| 01A4IIXXh01A5hDMA2 Destination PointerDAR2XXh01A6hDAR2XXh01A6h0Xh0Xh01A7hTCR2XXh01A8hTCR2XXh01A9hTCR2XXh01AAh | 01A3N | | | VVL |
| OTASITDIVIAL Destination PointerDAR2XXh01A6h0Xh01A7h0Xh01A8h0MA2 Transfer CounterTCR2XXh01A9h0MA2 Transfer CounterTCR2XXh01AAh01AAh01AAh01AAh01AAh01AAh01AAh01000 0X00b01AChDMA2 Control RegisterDM2CON0000 0X00b01ACh01AAh01000 0X00b01000 0X00b01AAh01000 0X00b0000 0X00b01000 0X00b01AAh01000 0X00b01000 0X00b01000 0X00b01AAh01000 0X00b0000 0X00b01000 0X00b01AAh01000 0X00b0000 0X00b01000 0X00b | 01A4h | DMA2 Destinction Deinter | | |
| 01A6h0Xh01A7h01A7h01A8hTCR201A9hTCR201A9hXXh01AAh01AAh01AAh01ABh01AChDMA2 Control Register01AChDM2CON0000 0X00b01AEh01AFh | 01A5h | DMA2 Destination Pointer | DAR2 | XXN |
| 01A/n TCR2 XXh 01A8h DMA2 Transfer Counter TCR2 XXh 01A9h TCR2 XXh 01AAh 01AAh 01AAh 01AAh 01ABh 01AAh 01ABh 01ACh DMA2 Control Register DM2CON 01ADh 01AEh 01AFh | 01A60 | | | UXN |
| UTABN 01A9hDMA2 Transfer CounterTCR2XXh01A9hTCR2XXh01AAh01ABh01ABhDM2CON0000 0X00b01AChDM2CON0000 0X00b01ADh01AEh01AFh | 01A/N | | | VV! |
| 01A9n XXh 01AAh XXh 01AAh Image: Control Register 01ACh DM2CON 0000 0X00b 01ACh DM2CON 0000 0X00b 01ADh Image: Control Register Image: Control Register 01AEh Image: Control Register Image: Control Register 01AFh Image: Control Register Image: Control Register | 01A8h | DMA2 Transfer Counter | TCR2 | XXh |
| 01AAn 01AAn 01ABh 01ACh 01ACh DM2CON 0000 0X00b 01ADh 01AEh 01AFh 01AFh | 01A9h | | | XXh |
| 01ABh 01ABh 01ACh DMA2 Control Register DM2CON 01ADh 01AEh 01AFh 01AFh | U1AAh | | Į Į | |
| 01ACh DMA2 Control Register DM2CON 0000 0X00b 01ADh 01AEh 01AFh 01AFh | U1ABh | | | |
| 01ADn 01AEh 01AFh 01AFh | 01ACh | DIMA2 Control Register | DM2CON | 0000 0X00b |
| 01AEn 01AFh 01AFh | 01ADh | | Į Į | |
| | 01AEh | | | |
| V 11. 1. E 1 | 01AFh | | | |

Table 4.5SFR Information (5) (1)

Note:



| Address | Register | Symbol | Reset Value |
|---------|---|----------|-------------|
| 0240h | | | |
| 0241h | | | |
| 0242h | | | |
| 0243h | | | |
| 0244h | UART0 Special Mode Register 4 | U0SMR4 | 00h |
| 0245h | UART0 Special Mode Register 3 | U0SMR3 | 000X 0X0Xb |
| 0246h | UART0 Special Mode Register 2 | U0SMR2 | X000 0000b |
| 0247h | UART0 Special Mode Register | U0SMR | X000 0000b |
| 0248h | UART0 Transmit/Receive Mode Register | U0MR | 00h |
| 0249h | UART0 Bit Rate Register | U0BRG | XXh |
| 024Ah | LIABTO Transmit Buffor Bogistor | LIOTR | XXh |
| 024Bh | | 0018 | XXh |
| 024Ch | UART0 Transmit/Receive Control Register 0 | U0C0 | 0000 1000b |
| 024Dh | UART0 Transmit/Receive Control Register 1 | U0C1 | 00XX 0010b |
| 024Eh | LIADTO Dessive Duffer Desister | LIOPP | XXh |
| 024Fh | OARTO Receive Buller Register | UURB | XXh |
| 0250h | UART Transmit/Receive Control Register 2 | UCON | X000 0000b |
| 0251h | | | |
| 0252h | UART Clock Select Register | UCLKSEL0 | X0h |
| 0253h | | | |
| 0254h | UART1 Special Mode Register 4 | U1SMR4 | 00h |
| 0255h | UART1 Special Mode Register 3 | U1SMR3 | 000X 0X0Xb |
| 0256h | UART1 Special Mode Register 2 | U1SMR2 | X000 0000b |
| 0257h | UART1 Special Mode Register | U1SMR | X000 0000b |
| 0258h | UART1 Transmit/Receive Mode Register | U1MR | 00h |
| 0259h | UART1 Bit Rate Register | U1BRG | XXh |
| 025Ah | | | XXh |
| 025Bh | UARI1 Transmit Buffer Register | | XXh |
| 025Ch | UART1 Transmit/Receive Control Register 0 | U1C0 | 0000 1000b |
| 025Dh | UART1 Transmit/Receive Control Register 1 | U1C1 | 00XX 0010b |
| 025Eh | | | XXh |
| 025Fh | UARI1 Receive Buffer Register | U1RB | XXh |
| 0260h | | | |
| 0261h | | | |
| 0262h | | | |
| 0263h | | | |
| 0264h | UART2 Special Mode Register 4 | U2SMR4 | 00h |
| 0265h | UART2 Special Mode Register 3 | U2SMR3 | 000X 0X0Xb |
| 0266h | UART2 Special Mode Register 2 | U2SMR2 | X000 0000b |
| 0267h | UART2 Special Mode Register | U2SMR | X000 0000b |
| 0268h | UART2 Transmit/Receive Mode Register | U2MR | 00h |
| 0269h | UART2 Bit Rate Register | U2BRG | XXh |
| 026Ah | | | XXh |
| 026Bh | UARIZ Iransmit Butter Register | U21B | XXh |
| 026Ch | UART2 Transmit/Receive Control Register 0 | U2C0 | 0000 1000b |
| 026Dh | UART2 Transmit/Receive Control Register 1 | U2C1 | 0000 0010b |
| 026Eh | | 11000 | XXh |
| 026Fh | UAKIZ RECEIVE BUTTER REGISTER | U2RB | XXh |

Table 4.9SFR Information (9) (1)

X: Undefined

Note:



| Address | Register | Symbol | Reset Value |
|---------|---|------------|--------------|
| D080h | | | 0000 0000b |
| D081h | PMC0 Header Pattern Set Register (Min) | PMC0HDPMIN | XXXX X000b |
| D082h | DMO0 Liss das Dattage Oat Dasiatas (Max) | | 0000 0000b |
| D083h | - PMC0 Header Pattern Set Register (Max) | PMC0HDPMAX | XXXX X000b |
| D084h | PMC0 Data 0 Pattern Set Register (Min) | PMC0D0PMIN | 00h |
| D085h | PMC0 Data 0 Pattern Set Register (Max) PMC0D0PMAX | | 00h |
| D086h | PMC0 Data 1 Pattern Set Register (Min) PMC0D1PMIN | | 00h |
| D087h | PMC0 Data 1 Pattern Set Register (Max) | PMC0D1PMAX | 00h |
| D088h | PMC0 Mossurements Register | PMCOTIM | 00h |
| D089h | | FINCOTIN | 00h |
| D08Ah | | | |
| D08Bh | | | |
| D08Ch | PMC0 Receive Data Store Register 0 | PMC0DAT0 | 00h |
| D08Dh | PMC0 Receive Data Store Register 1 | PMC0DAT1 | 00h |
| D08Eh | PMC0 Receive Data Store Register 2 | PMC0DAT2 | 00h |
| D08Fh | PMC0 Receive Data Store Register 3 | PMC0DAT3 | 00h |
| D090h | PMC0 Receive Data Store Register 4 | PMC0DAT4 | 00h |
| D091h | PMC0 Receive Data Store Register 5 | PMC0DAT5 | 00h |
| D092h | PMC0 Receive Bit Count Register | PMC0RBIT | XX00 0000b |
| D093h | | | |
| D094h | PMC1 Header Pattern Set Register (Min) | PMC1HDPMIN | 0000 0000b |
| D095h | | | XXXX X000b |
| D096h | PMC1 Header Pattern Set Register (Max) | | 0000 0000b |
| D097h | The reader rate of register (max) | | XXXX X000b |
| D098h | PMC1 Data 0 Pattern Set Register (Min) | PMC1D0PMIN | 00h |
| D099h | PMC1 Data 0 Pattern Set Register (Max) | PMC1D0PMAX | 00h |
| D09Ah | PMC1 Data 1 Pattern Set Register (Min) | PMC1D1PMIN | 00h |
| D09Bh | PMC1 Data 1 Pattern Set Register (Max) | PMC1D1PMAX | 00h |
| D09Ch | PMC1 Measurements Register | PMC1TIM | 00h |
| D09Dh | | | 00h |
| D09Eh | | | |
| D09Fh | | | |
| | | | X: Undefined |

Table 4.18SFR Information (18) (1)

Note:



Table 5.10 Flash Memory (Data Flash) Electrical Characteristics

 V_{CC1} = 2.7 to 5.5 V at T_{opr} = -20 to 85°C/-40 to 85°C, unless otherwise specified.

| Symbol | Parameter | | | l Init | | | |
|-----------------|--|---|------------|--------|------|-------|--|
| Gymbol | i alameter | Conditions | Min. | Тур. | Max. | | |
| - | Program and erase cycles (1), (3), (4) | $V_{CC1} = 3.3 \text{ V}, \text{ T}_{opr} = 25^{\circ}\text{C}$ | 10,000 (2) | | | times | |
| - | 2 word program time | $V_{CC1} = 3.3 \text{ V}, \text{ T}_{opr} = 25^{\circ}\text{C}$ | | 300 | 4000 | μS | |
| - | Lock bit program time | $V_{CC1} = 3.3 \text{ V}, \text{ T}_{opr} = 25^{\circ}\text{C}$ | | 140 | 3000 | μS | |
| - | Block erase time | V _{CC1} = 3.3 V, T _{opr} = 25°C | | 0.2 | 3.0 | S | |
| - | Program, erase voltage | | 2.7 | | 5.5 | V | |
| - | Read voltage | | 2.7 | | 5.5 | V | |
| - | Program, erase temperature | | -20/-40 | | 85 | °C | |
| t _{PS} | Flash memory circuit stabilization wait time | | | | 50 | μS | |
| - | Data hold time ⁽⁶⁾ | Ambient temperature = 55°C | 20 | | | year | |

Notes:

1. Definition of program and erase cycles

The program and erase cycles refer to the number of per-block erasures.

If the program and erase cycles are n (n = 10,000), each block can be erased n times.

For example, if a 4 KB block is erased after writing 2 word data 1,024 times, each to a different address, this counts as one program and erase cycles. Data cannot be written to the same address more than once without erasing the block (rewrite prohibited).

2. Cycles to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

- 3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 256 groups before erasing them all in one operation. In addition, averaging the erasure cycles between blocks A and B can further reduce the actual erasure cycles. It is also advisable to retain data on the erasure cycles of each block and limit the number of erase operations to a certain number.
- 4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

5. Customers desiring program/erase failure rate information should contact a Renesas Electronics sales office.

6. The data hold time includes time that the power supply is off or the clock is not supplied.



$V_{\rm CC1} = V_{\rm CC2} = 5 \text{ V}$

Table 5.20 Electrical Characteristics (2) ⁽¹⁾

 $V_{CC1} = V_{CC2} = 4.2 \text{ to } 5.5 \text{ V}, V_{SS} = 0 \text{ V at } T_{opr} = -20^{\circ}\text{C to } 85^{\circ}\text{C} / -40^{\circ}\text{C to } 85^{\circ}\text{C}, f_{(BCLK)} = 32 \text{ MHz unless otherwise specified.}$

| Symbol | | Peremeter | Measuring | Sta | Llnit | | |
|-----------------------------------|-----------------------|--|----------------------|------|-------|------|------|
| Symbol | | Falameter | Condition | Min. | Тур. | Max. | Unit |
| V _{T+} - V _{T-} | Hysteresis | HOLD, RDY, TA0IN to TA4IN, TB0IN to TB5IN, INTO to INT7, NMI, ADTRG, CTS0 to CTS2, CTS5 to CTS7, SCL0 to SCL2, SCL5 to SCL7, SDA0 to SDA2, SDA5 to SDA7, CLK0 to CLK7, TA0OUT to TA4OUT, KI0 to KI3, RXD0 to RXD2, RXD5 to RXD7, SIN3, SIN4, SD, PMC0, PMC1, SCLMM, SDAMM, CEC, ZP, IDU, IDV, IDW | | 0.5 | | 2.0 | V |
| V _{T+} - V _{T-} | Hysteresis | RESET | | 0.5 | | 2.5 | V |
| I _{IH} | High input current | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1 XIN, RESET, CNVSS, BYTE | V _I = 5 V | | | 5.0 | μA |
| I _{IL} | Low input current | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1 XIN, RESET, CNVSS, BYTE | V _I = 0 V | | | -5.0 | μA |
| R _{PULLUP} | Pull-up resistance | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1 | V ₁ = 0 V | 30 | 50 | 100 | kΩ |
| R _{fXIN} | Feedback re | esistance XIN | | | 1.5 | | MΩ |
| V _{RAM} | RAM retenti | on voltage | In stop mode | 1.8 | | | V |

Note:

1. When $V_{CC1} \neq V_{CC2}$, refer to 5 V or 3 V standard depending on the voltage.



$V_{CC1} = V_{CC2} = 5 V$

Table 5.21

able 5.21 Electrical Characteristics (3) R5F36506NFA, R5F36506NFB, R5F36506DFA, R5F36506DFB, R5F3650ENFA, R5F3650ENFB, R5F3650EDFA, R5F3650EDFB

 $V_{CC1} = V_{CC2} = 4.2 \text{ to } 5.5 \text{ V}, V_{SS} = 0 \text{ V at } T_{opr} = -20^{\circ}\text{C to } 85^{\circ}\text{C} / -40^{\circ}\text{C to } 85^{\circ}\text{C}, f_{(BCLK)} = 32 \text{ MHz unless otherwise specified.}$

| Symbol | Parameter | Measuring Condition | | Standard | | | Lloit |
|--------------------|---|------------------------------------|---|----------|-------|------|-------|
| | | | | Min. | Тур. | Max. | Onit |
| R _{fXCIN} | Feedback resistance XCIN | | | | 8 | | MΩ |
| I _{CC} | Power supply current In single-chip, mode, | High-speed mode | f _(BCLK) = 32 MHz XIN = 4 MHz (square wave), PLL multiplied by 8 125 kHz on-chip oscillator stopped | | 24.0 | | mA |
| | open and other pins are V_{SS} | | f _(BCLK) =32 MHz, A/D conversion XIN = 4 MHz (square wave), PLL multiplied by 8 125 kHz on-chip oscillator stopped | | 24.7 | | mA |
| | | | T _(BCLK) = 20 MHz XIN = 20 MHz (square wave) 125 kHz on-chip oscillator stopped | | 16.0 | | mA |
| | | 40 MHz on-chip oscillator mode | Main clock stopped 40 MHz on-chip oscillator on, divide-by-4 (f _(BCLK) = 10 MHz) 125 kHz on-chip oscillator stopped | | 17.0 | | mA |
| | | 125 kHz on-chip oscillator mode | Main clock stopped 40 MHz on-chip oscillator stopped, 125 kHz on-chip oscillator on, no division FMR22 = 1 (slow read mode) | | 500.0 | | μΑ |
| | | Low-power mode | $f_{(BCLK)} = 32 \text{ kHz}$ In low-power mode FMR22 = FMR23 = 1 On flash memory ⁽¹⁾ | | 160.0 | | μΑ |
| | | | f _(BCLK) = 32 kHz In low-power mode On RAM ⁽¹⁾ | | 45.0 | | μΑ |
| | | Wait mode | Main clock stopped 40 MHz on-chip oscillator stopped 125 kHz on-chip oscillator on Peripheral clock operating $T_{opr} = 25^{\circ}C$ | | 20.0 | | μΑ |
| | | | $f_{(BCLK)} = 32 \text{ kHz} (\text{oscillation capacity High})$ 40 MHz on-chip oscillator stopped 125 kHz on-chip oscillator stopped Peripheral clock operating $T_{opr} = 25^{\circ}\text{C}$ | | 11.0 | | μΑ |
| | | | $f_{(BCLK)} = 32 \text{ kHz} \text{ (oscillation capacity Low)}$ 40 MHz on-chip oscillator stopped 125 kHz on-chip oscillator stopped Peripheral clock operating $T_{opr} = 25^{\circ}C$ | | 6.0 | | μΑ |
| | | Stop mode | Main clock stopped 40 MHz on-chip oscillator stopped 125 kHz on-chip oscillator stopped Peripheral clock stopped T _{opr} = 25°C | | 1.7 | | μΑ |
| | | During flash memory program | $f_{(BCLK)} = 10 \text{ MHz}, \text{ PM17} = 1 \text{ (one wait)}$ V _{CC1} = 5.0 V | | 20.0 | | mA |
| | | During flash memory erase | t _(BCLK) = 10 MHz, PM17 = 1 (one wait) V _{CC1} = 5.0 V | | 30.0 | | mA |

Note: 1.

This indicates the memory in which the program to be executed exists.



Figure 5.14 Ports P0 to P14 Measurement Circuit



$V_{CC1} = V_{CC2} = 5 V$

Switching Characteristics

(V_{CC1} = V_{CC2} = 5 V, V_{SS} = 0 V, at T_{opr} = -20°C to 85°C/-40°C to 85°C unless otherwise specified)

5.2.4.5 In Wait State Setting $2\phi + 3\phi$, $2\phi + 4\phi$, $3\phi + 4\phi$, and $4\phi + 5\phi$, and When Inserting 1 to 3 Recovery Cycles and Accessing External Area

Table 5.42Memory Expansion and Microprocessor Modes (in Wait State Setting $2\phi + 3\phi$, $2\phi + 4\phi$,
 $3\phi + 4\phi$, and $4\phi + 5\phi$, and When Inserting 1 to 3 Recovery Cycles and Accessing
External Area)

| Symbol | Parameter | Measuring | Standard | | Linit | |
|---------------------------|---|-------------|----------|------|-------|--|
| Symbol | Falantelei | Condition | Min. | Max. | Offic | |
| t _{d(BCLK-AD)} | Address output delay time | | | 25 | ns | |
| t _{h(BCLK-AD}) | Address output hold time (in relation to BCLK) | | 0 | | ns | |
| t _{h(RD-AD}) | Address output hold time (in relation to RD) Address output hold time (in relation to WR) | | (Note 4) | | ns | |
| t _{h(WR-AD)} | | | (Note 2) | | ns | |
| t _{d(BCLK-CS)} | Chip select output delay time | | | 25 | ns | |
| t _{h(BCLK-CS)} | Chip select output hold time (in relation to BCLK) | | 0 | | ns | |
| t _{d(BCLK-ALE)} | ALE signal output delay time | | | 15 | ns | |
| t _{h(BCLK-ALE}) | ALE signal output hold time | See | -4 | | ns | |
| t _{d(BCLK-RD)} | RD signal output delay time | Figure 5.14 | | 25 | ns | |
| t _{h(BCLK-RD)} | RD signal output hold time | | 0 | | ns | |
| t _{d(BCLK-WR)} | WR signal output delay time | | | 25 | ns | |
| t _{h(BCLK-WR)} | WR signal output hold time | | 0 | | ns | |
| t _{d(BCLK-DB)} | Data output delay time (in relation to BCLK) | | | 40 | ns | |
| t _{h(BCLK-DB)} | Data output hold time (in relation to BCLK) (3) | | 0 | | ns | |
| t _{d(DB-WR)} | Data output delay time (in relation to WR) | | (Note 1) | | ns | |
| t _{h(WR-DB)} | Data output hold time (in relation to WR) ⁽³⁾ | | (Note 2) | | ns | |

Notes:

1. Calculated according to the BCLK frequency as follows:

$$\frac{n \times 10^9}{f_{(BCLK)}} - 40[ns] \qquad \text{n is 3 for } 2\phi + 3\phi, 4 \text{ for } 2\phi + 4\phi, 4 \text{ for } 3\phi + 4\phi, \text{ and 5 for } 4\phi + 5\phi.$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{m \times 10^9}{f_{(BCLK)}} - 10[ns]$$
 m is 1 when 1 recovery cycle is inserted, 2 when 2 recovery cycles are inserted, and 3 when 3 recovery cycles are inserted.

3. This standard value shows the timing when the output is off, and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in $t = -CR \times ln(1-V_{OL}/V_{CC2})$ by a circuit of the right figure. For example, when $V_{OL} = 0.2V_{CC2}$, C = 30 pF, R = 1 k Ω , hold time of output low level is t = -30 pF x 1 k $\Omega \times ln(1 - 0.2V_{CC2}/V_{CC2})$ = 6.7 ns.



4. Calculated according to the BCLK frequency as follows:

$$\frac{m \times 10^9}{f_{(BCLK)}} + 0[ns]$$
 m is 1 when 1 recovery cycle is inserted, 2 when 2 recovery cycles are inserted, and 3 when 3 recovery cycles are inserted.



5.3 Electrical Characteristics (V_{CC1} = V_{CC2} = 3 V)

5.3.1 Electrical Characteristics

VCC1 = VCC2 = 3 V

Table 5.43 Electrical Characteristics (1) (1)

 $V_{CC1} = V_{CC2} = 2.7 \text{ to } 3.3 \text{ V}, V_{SS} = 0 \text{ V at } T_{opr} = -20^{\circ}\text{C to } 85^{\circ}\text{C} - 40^{\circ}\text{C to } 85^{\circ}\text{C}, f_{(BCLK)} = 32 \text{ MHz unless otherwise specified.}$

| Symbol | Parameter | | | Measuring Condition | Standard | | | Unit |
|----------------------------------|--|--|---|---------------------------|-----------------|------------------|------------------|------|
| Symbol | | | | Measuring Condition | Min. | Тур. | Max. | Unit |
| V _{OH} | High output P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, voltage P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1 P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7 | | I _{OH} = -1 mA | V _{CC1} – 0.5 | | V _{CC1} | V | |
| | | | I _{OH} = -1 mA | V _{CC2} -0.5 | | V _{CC2} | | |
| V _{OH} | High output voltage XOUT HIC | | HIGH POWER | I _{OH} = -0.1 mA | $V_{CC1} - 0.5$ | | V _{CC1} | V |
| | | | LOW POWER | I _{OH} = -50 μA | $V_{CC1} - 0.5$ | | V _{CC1} | |
| | High output voltage XCOUT | | HIGH POWER | With no load applied | | 2.6 | | V |
| | | | LOW POWER | With no load applied | | 2.2 | | |
| V _{OL} | Low output P6_0 to P6_7, P7_0 to P7_7, I voltage P9_7, P10_0 to P10_7, P11_0 | | P8_0 to P8_7, P9_0 to to P11_7, P14_0, P14_1 | I _{OL} = 1 mA | | | 0.5 | V |
| | | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7 | | I _{OL} = 1 mA | | | 0.5 | |
| | | CEC | | I _{OL} = 1 mA | | 0 | 0.5 | V |
| V _{OL} | Low output | voltage XOUT | HIGH POWER | I _{OL} = 0.1 mA | | | 0.5 | V |
| | | | LOW POWER | I _{OL} = 50 μA | | | 0.5 | |
| | Low output voltage XCOUT | | HIGH POWER | With no load applied | | 0 | | V |
| | | | LOW POWER | With no load applied | | 0 | | |
| V _{T+} -V _{T-} | Hysteresis | HOLD, RDY, TA0IN to TA4IN, INT7, NMI, ADTRG, CTS0 to C SCL0 to SCL2, SCL5 to SCL7, to SDA7, CLK0 to CLK7, TA0C KI3, RXD0 to RXD2, RXD5 to PMC0, PMC1, SCLMM, SDAM | TBOIN to TB5IN, INTO to CTS2, CTS5 to CTS7, , SDA0 to SDA2, SDA5 DUT to TA4OUT, KIO to RXD7, SIN3, SIN4, SD, 1M, ZP, IDU, IDV, IDW | | 0.2 | | 1.0 | V |
| | | CEC | | | 0.2 | 0.5 | 1.0 | V |
| | RESET | | | | 0.2 | | 1.8 | V |
| l _{ιH} | High input current | P0_0 to P0_7, P1_0 to P1_7, F P3_0 to P3_7, P4_0 to P4_7, F P6_0 to P6_7, P7_0 to P7_7, F P9_0 to P9_7, P10_0 to P10_7 P12_0 to P12_7, P13_0 to P13 XIN, RESET, CNVSS, BYTE | P2_0 to P2_7, P5_0 to P5_7, P8_0 to P8_7, 7, P11_0 to P11_7, 3_7, P14_0, P14_1 | V ₁ = 3 V | | | 4.0 | μΑ |
| - | Leakage cu | rrent in powered-off state | CEC | V _{CC1} = 0 V | | | 1.8 | μΑ |
| Ι _{ΙL} | Low input current | P0_0 to P0_7, P1_0 to P1_7, F P3_0 to P3_7, P4_0 to P4_7, F P6_0 to P6_7, P7_0 to P7_7, F P9_0 to P9_7, P10_0 to P10_7 P12_0 to P12_7, P13_0 to P13 XIN, RESET, CNVSS, BYTE | P2_0 to P2_7, P5_0 to P5_7, P8_0 to P8_7, 7, P11_0 to P11_7, 3_7, P14_0, P14_1 | V ₁ = 0 V | | | -4.0 | μΑ |
| R _{PULLUP} | Pull-up resistance | P0_0 to P0_7, P1_0 to P1_7, F P3_0 to P3_7, P4_0 to P4_7, F P6_0 to P6_7, P7_2 to P7_7, F P8_6, P8_7, P9_0 to P9_7, P1 P11_0 to P11_7, P12_0 to P12 P13_7, P14_0, P14_1 | P2_0 to P2_7, P5_0 to P5_7, P8_0 to P8_4, 0_0 to P10_7, P_7, P13_0 to | $V_1 = 0 V$ | 50 | 80 | 150 | kΩ |
| R _{fXIN} | Feedback re | Feedback resistance XIN | | | | 3.0 | | MΩ |
| V _{RAM} | RAM retent | on voltage | | In stop mode | 1.8 | | | V |

Note:

1. When $V_{CC1} \neq V_{CC2}$, refer to 5 V or 3 V standard depending on the voltage.

 $V_{CC1} = V_{CC2} = 3 V$

Timing Requirements

 $(V_{CC1} = V_{CC2} = 3 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -20^{\circ}\text{C to } 85^{\circ}\text{C}/-40^{\circ}\text{C to } 85^{\circ}\text{C} \text{ unless otherwise specified})$

5.3.2.7 Multi-master I²C-bus

Table 5.59Multi-master I²C-bus

| Symbol | Parameter | Standard Clock Mode | | Fast-mode | | Lloit |
|---------------------|---------------------------------|---------------------|------|-------------|------|-------|
| | Falameter | Min. | Max. | Min. | Max. | 01111 |
| t _{BUF} | Bus free time | 4.7 | | 1.3 | | μS |
| t _{HD;STA} | Hold time in start condition | 4.0 | | 0.6 | | μS |
| t _{LOW} | Hold time in SCL clock 0 status | 4.7 | | 1.3 | | μS |
| t _R | SCL, SDA signals' rising time | | 1000 | 20 + 0.1 Cb | 300 | ns |
| t _{HD;DAT} | Data hold time | 0 | | 0 | 0.9 | μS |
| t _{HIGH} | Hold time in SCL clock 1 status | 4.0 | | 0.6 | | μS |
| f _F | SCL, SDA signals' falling time | | 300 | 20 + 0.1 Cb | 300 | ns |
| t _{su;DAT} | Data setup time | 250 | | 100 | | ns |
| t _{su;STA} | Setup time in restart condition | 4.7 | | 0.6 | | μS |
| t _{su;STO} | Stop condition setup time | 4.0 | | 0.6 | | μS |



Figure 5.27 Multi-master I²C-bus





Figure 5.30 Timing Diagram











General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do
 not access these addresses; the correct operation of LSI is not guaranteed if they are
 accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.