



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Not For New Designs
Core Processor	M16C/60
Core Size	16-Bit
Speed	32MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, SIO, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	85
Program Memory Size	768KB (768K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	47K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 26x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LFQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f3650tdfb-30">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f3650tdfb-30</a>

**Table 1.4 Specifications for the 100-Pin Package (2/2)**

Item	Function	Description
Timers	Timer A	16-bit timer × 5 Timer mode, event counter mode, one-shot timer mode, pulse width modulation (PWM) mode Event counter two-phase pulse signal processing (two-phase encoder input) × 3 Programmable output mode × 3
	Timer B	16-bit timer × 6 Timer mode, event counter mode, pulse period measurement mode, pulse width measurement mode
	Three-phase motor control timer functions	• Three-phase inverter control (timer A1, timer A2, timer A4, timer B2) • On-chip dead time timer
	Real-time clock	Count: seconds, minutes, hours, days of the week
	PWM function	8 bits × 2
Serial Interface	Remote control signal receiver	• 2 circuits • 4 wave pattern matchings (differentiate wave pattern for headers, data 0, data 1, and special data) • 6-byte receive buffer (1 circuit only) • Operating frequency of 32 kHz
	UART0 to UART2, UART5 to UART7	Clock synchronous/asynchronous × 6 channels I <sup>2</sup> C-bus, IEBus, special mode 2 SIM (UART2)
SI/O3, SI/O4		Clock synchronization only × 2 channels
Multi-master I <sup>2</sup> C-bus Interface		1 channel
CEC Functions (2)		CEC transmit/receive, arbitration lost detection, ACK automatic output, operation frequency of 32 kHz
A/D Converter		10-bit resolution × 26 channels, including sample and hold function Conversion time: 1.72 μs
D/A Converter		8-bit resolution × 2 circuits
CRC Calculator		CRC-CCITT ( $X^{16} + X^{12} + X^5 + 1$ ), CRC-16 ( $X^{16} + X^{15} + X^2 + 1$ ) compliant
Flash Memory		• Program and erase power supply voltage: 2.7 to 5.5 V • Program and erase cycles: 1,000 times (program ROM 1, program ROM 2), 10,000 times (data flash) • Program security: ROM code protect, ID code check
Debug Functions		On-chip debug, on-board flash rewrite, address match interrupt × 4
Operation Frequency/Supply Voltage		25 MHz/VCC1 = 2.7 to 5.5 V, VCC2 = 2.7 V to VCC1 32 MHz/VCC1 = 2.7 to 5.5 V, VCC2 = 2.7 V to VCC1
Current Consumption		Described in Electrical Characteristics
Operating Temperature		-20°C to 85°C, -40°C to 85°C (1)
Package		100-pin QFP: PRQP0100JD-B (Previous package code: 100P6F-A) 100-pin LQFP: PLQP0100KB-A (Previous package code: 100P6Q-A)

Notes:

1. See Table 1.5 "Product List (1/2)" and Table 1.6 "Product List (2/2)" for the operating temperature.
2. The CEC function indicates circuitry which supports the transmission and reception of CEC signals standardized by the High-Definition Multimedia Interface (HDMI). HDMI and High-Definition Multimedia Interface are registered trademarks of HDMI Licensing, LLC.

### 1.3 Product List

Table 1.5 and Table 1.6 list product information. Figure 1.1 shows the Part No., with Memory Size and Package, and Figure 1.2 shows the Marking Diagram (Top View).

Table 1.5 Product List (1/2)

As of July 2012

Part No.	ROM Capacity			RAM Capacity	Package Code	Remarks
	Program ROM 1	Program ROM 2	Data flash			
R5F36506NFA	128 KB	16 KB	4 KB x 2 blocks	12 KB	PRQP0100JD-B	Operating temperature -20°C to 85°C
R5F36506NFB					PLQP0100KB-A	-40°C to 85°C
R5F36506DFA					PRQP0100JD-B	Operating temperature -20°C to 85°C
R5F36506DFB					PLQP0100KB-A	-40°C to 85°C
R5F3651ENFC	256 KB	16 KB	4 KB x 2 blocks	20 KB	PLQP0128KB-A	Operating temperature -20°C to 85°C
R5F3650ENFA					PRQP0100JD-B	-40°C to 85°C
R5F3650ENFB					PLQP0100KB-A	Operating temperature -20°C to 85°C
R5F3651EDFC					PLQP0128KB-A	Operating temperature -20°C to 85°C
R5F3650EDFA					PRQP0100JD-B	-40°C to 85°C
R5F3650EDFB					PLQP0100KB-A	Operating temperature -20°C to 85°C
R5F3651KNFC	384 KB	16 KB	4 KB x 2 blocks	31 KB	PLQP0128KB-A	Operating temperature -20°C to 85°C
R5F3650KNFA					PRQP0100JD-B	-40°C to 85°C
R5F3650KNFB					PLQP0100KB-A	Operating temperature -20°C to 85°C
R5F3651KDFC					PLQP0128KB-A	Operating temperature -20°C to 85°C
R5F3650K DFA					PRQP0100JD-B	-40°C to 85°C
R5F3650KDFB					PLQP0100KB-A	Operating temperature -20°C to 85°C
R5F3651MNFC	512 KB	16 KB	4 KB x 2 blocks	31 KB	PLQP0128KB-A	Operating temperature -20°C to 85°C
R5F3650MNFA					PRQP0100JD-B	-40°C to 85°C
R5F3650MNFB					PLQP0100KB-A	Operating temperature -20°C to 85°C
R5F3651MDFC					PLQP0128KB-A	Operating temperature -20°C to 85°C
R5F3650MDFA					PRQP0100JD-B	-40°C to 85°C
R5F3650MDFB					PLQP0100KB-A	Operating temperature -20°C to 85°C
R5F3651NNFC	512 KB	16 KB	4 KB x 2 blocks	47 KB	PLQP0128KB-A	Operating temperature -20°C to 85°C
R5F3650NNFA					PRQP0100JD-B	-40°C to 85°C
R5F3650NNFB					PLQP0100KB-A	Operating temperature -20°C to 85°C
R5F3651NDFC					PLQP0128KB-A	Operating temperature -20°C to 85°C
R5F3650NDFA					PRQP0100JD-B	-40°C to 85°C
R5F3650NDFB					PLQP0100KB-A	Operating temperature -20°C to 85°C
R5F3651RNFC	640 KB	16 KB	4 KB x 2 blocks	47 KB	PLQP0128KB-A	Operating temperature -20°C to 85°C
R5F3650RNFA					PRQP0100JD-B	-40°C to 85°C
R5F3650RNFB					PLQP0100KB-A	Operating temperature -20°C to 85°C
R5F3651RDFC					PLQP0128KB-A	Operating temperature -20°C to 85°C
R5F3650RDFA					PRQP0100JD-B	-40°C to 85°C
R5F3650RDFB					PLQP0100KB-A	Operating temperature -20°C to 85°C

(D): Under development

(P): Planning

Previous package codes are as follows:


PLQP0128KB-A: 128P6Q-A

PRQP0100JD-B: 100P6F-A

PLQP0100KB-A: 100P6Q-A

**Table 1.8 Pin Names for the 128-Pin Package (2/3)**

Pin No.	Control Pin	Port	I/O Pin for Peripheral Function				Bus Control Pin
			Interrupt	Timer	Serial interface	A/D converter, D/A converter	
51		P5_6					ALE
52		P5_5					HOLD
53		P5_4					HLDA
54		P13_3					
55		P13_2					
56		P13_1					
57		P13_0					
58		P5_3					BCLK
59		P5_2					RD
60		P5_1					WRH/BHE
61		P5_0					WRL/WR
62		P12_7					
63		P12_6					
64		P12_5					
65		P4_7	PWM1	TXD7/SDA7			CS3
66		P4_6	PWM0	RXD7/SCL7			CS2
67		P4_5		CLK7			CS1
68		P4_4		CTS7/RTS7			CS0
69		P4_3					A19
70		P4_2					A18
71		P4_1					A17
72		P4_0					A16
73		P3_7					A15
74		P3_6					A14
75		P3_5					A13
76		P3_4					A12
77		P3_3					A11
78		P3_2					A10
79		P3_1					A9
80		P12_4					
81		P12_3					
82		P12_2					
83		P12_1					
84		P12_0					
85	VCC2						
86		P3_0					A8, [A8/D7]
87	VSS						
88		P2_7			AN2_7		A7, [A7/D7], [A7/D6]
89		P2_6			AN2_6		A6, [A6/D6], [A6/D5]
90		P2_5	INT7		AN2_5		A5, [A5/D5], [A5/D4]
91		P2_4	INT6		AN2_4		A4[A4/D4], [A4/D3]
92		P2_3			AN2_3		A3, [A3/D3], [A3/D2]
93		P2_2			AN2_2		A2, [A2/D2], [A2/D1]
94		P2_1			AN2_1		A1, [A1/D1], [A1/D0]
95		P2_0			AN2_0		A0, [A0/D0], A0
96		P1_7	INT5	IDU			D15
97		P1_6	INT4	IDW			D14
98		P1_5	INT3	IDV			D13
99		P1_4					D12
100		P1_3			TXD6/SDA6		D11

**Figure 1.6** Pin Assignment for the 100-Pin Package




Figure 1.7 Pin Assignment for the 100-Pin Package

**Table 1.11 Pin Names for the 100-Pin Package (2/2)**

Pin No.	Control Pin	Port	I/O Pin for Peripheral Function				Bus Control Pin
			Interrupt	Timer	Serial interface	A/D converter, D/A converter	
51	49	P4_3					A19
52	50	P4_2					A18
53	51	P4_1					A17
54	52	P4_0					A16
55	53	P3_7					A15
56	54	P3_6					A14
57	55	P3_5					A13
58	56	P3_4					A12
59	57	P3_3					A11
60	58	P3_2					A10
61	59	P3_1					A9
62	60	VCC2					
63	61	P3_0					A8, [A8/D7]
64	62	VSS					
65	63	P2_7				AN2_7	A7, [A7/D7], [A7/D6]
66	64	P2_6				AN2_6	A6, [A6/D6], [A6/D5]
67	65	P2_5	INT7			AN2_5	A5, [A5/D5], [A5/D4]
68	66	P2_4	INT6			AN2_4	A4, [A4/D4], [A4/D3]
69	67	P2_3				AN2_3	A3, [A3/D3], [A3/D2]
70	68	P2_2				AN2_2	A2, [A2/D2], [A2/D1]
71	69	P2_1				AN2_1	A1, [A1/D1], [A1/D0]
72	70	P2_0				AN2_0	A0, [A0/D0], A0
73	71	P1_7	INT5	IDU			D15
74	72	P1_6	INT4	IDW			D14
75	73	P1_5	INT3	IDV			D13
76	74	P1_4					D12
77	75	P1_3			TXD6/SDA6		D11
78	76	P1_2			RXD6/SCL6		D10
79	77	P1_1			CLK6		D9
80	78	P1_0			CTS6/RTS6		D8
81	79	P0_7				AN0_7	D7
82	80	P0_6				AN0_6	D6
83	81	P0_5				AN0_5	D5
84	82	P0_4				AN0_4	D4
85	83	P0_3				AN0_3	D3
86	84	P0_2				AN0_2	D2
87	85	P0_1				AN0_1	D1
88	86	P0_0				AN0_0	D0
89	87	P10_7	KI3			AN7	
90	88	P10_6	KI2			AN6	
91	89	P10_5	KI1			AN5	
92	90	P10_4	KI0			AN4	
93	91	P10_3				AN3	
94	92	P10_2				AN2	
95	93	P10_1				AN1	
96	94	AVSS					
97	95	P10_0				AN0	
98	96	VREF					
99	97	AVCC					
100	98	P9_7			SIN4	ADTRG	

## 1.6 Pin Functions

**Table 1.12 Pin Functions for the 128-Pin Package (1/3)**

Signal Name	Pin Name	I/O	Power Supply	Description
Power supply input	VCC1, VCC2, VSS	I	-	Apply 2.7 to 5.5 V to pins VCC1 and VCC2 ( $VCC1 \geq VCC2$ ), and 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	I	VCC1	This is the power supply for the A/D and D/A converters. Connect the AVCC pin to VCC1, and connect the AVSS pin to VSS.
Reset input	$\overline{RESET}$	I	VCC1	Driving this pin low resets the MCU.
CNVSS	CNVSS	I	VCC1	Input pin to switch processor modes. After a reset, to start operating in single-chip mode, connect the CNVSS pin to VSS via a resistor. To start operating in microprocessor mode, connect the pin to VCC1.
External data bus width select input	BYTE	I	VCC1	Input pin to select the data bus of the external area. The data bus is 16 bits when it is low and 8 bits when it is high. This pin must be fixed either high or low. Connect the BYTE pin to VSS in single-chip mode.
Bus control pins	D0 to D7	I/O	VCC2	Inputs or outputs data (D0 to D7) while accessing an external area with a separate bus.
	D8 to D15	I/O	VCC2	Inputs or outputs data (D8 to D15) while accessing an external area with a 16-bit separate bus.
	A0 to A19	O	VCC2	Outputs address bits A0 to A19.
	A0/D0 to A7/D7	I/O	VCC2	Inputs or outputs data (D0 to D7) and outputs address bits (A0 to A7) by timesharing, while accessing an external area with an 8-bit multiplexed bus.
	A1/D0 to A8/D7	I/O	VCC2	Inputs or outputs data (D0 to D7) and outputs address bits (A1 to A8) by timesharing, while accessing an external area with a 16-bit multiplexed bus.
	$\overline{CS0}$ to $\overline{CS3}$	O	VCC2	Outputs chip-select signals $\overline{CS0}$ to $\overline{CS3}$ to specify an external area.
	$\overline{WRL}$ / $\overline{WRH}$ / $\overline{BHE}$ / $\overline{RD}$	O	VCC2	Outputs $\overline{WRL}$ , $\overline{WRH}$ , ( $\overline{WR}$ , $\overline{BHE}$ ), and $\overline{RD}$ signals. $\overline{WRL}$ and $\overline{WRH}$ can be switched with $\overline{BHE}$ and $\overline{WR}$ . <ul style="list-style-type: none"> <li>• <math>\overline{WRL}</math>, <math>\overline{WRH}</math>, and <math>\overline{RD}</math> selected            If the external data bus is 16 bits, data is written to an even address in an external area when <math>\overline{WRL}</math> is driven low. Data is written to an odd address when <math>\overline{WRH}</math> is driven low. Data is read when <math>\overline{RD}</math> is driven low.</li> <li>• <math>\overline{WR}</math>, <math>\overline{BHE}</math>, and <math>\overline{RD}</math> selected            Data is written to an external area when <math>\overline{WR}</math> is driven low. Data in an external area is read when <math>\overline{RD}</math> is driven low. An odd address is accessed when <math>\overline{BHE}</math> is driven low. Select <math>\overline{WR}</math>, <math>\overline{BHE}</math>, and <math>\overline{RD}</math> when using an 8-bit external data bus.</li> </ul>
	ALE	O	VCC2	Outputs an ALE signal to latch the address.
	$\overline{HOLD}$	I	VCC2	HOLD input is unavailable. Connect the $\overline{HOLD}$ pin to VCC2 via a resistor (pull-up).
	$\overline{HLDA}$	O	VCC2	In a hold state, $\overline{HLDA}$ outputs a low-level signal.
	$\overline{RDY}$	I	VCC2	The MCU bus is placed in wait state while the $\overline{RDY}$ pin is driven low.


Power supply: VCC2 is used to supply power to the external bus associated pins. The dual power supply configuration allows VCC2 to interface at a different voltage than VCC1.

**Table 1.14 Pin Functions for the 128-Pin Package (3/3)**

Signal Name	Pin Name	I/O	Power Supply	Description
UART0 to UART2, UART5 to UART7 I <sup>2</sup> C mode	SDA0 to SDA2, SDA5	I/O	VCC1	Serial data I/O.
	SDA6, SDA7	I/O	VCC2	
	SCL0 to SCL2, SCL5	I/O	VCC1	Transmit/receive clock I/O.
	SCL6, SCL7	I/O	VCC2	
Serial interface SI/O3, SI/O4	CLK3, CLK4	I/O	VCC1	Transmit/receive clock I/O.
	SIN3, SIN4	I	VCC1	Serial data input.
	SOUT3, SOUT4	O	VCC1	Serial data output.
Multi-master I <sup>2</sup> C- bus interface	SDAMM	I/O	VCC1	Serial data I/O (N-channel open drain output).
	SCLMM	I/O	VCC1	Transmit/receive clock I/O (N-channel open drain output).
CEC I/O	CEC	I/O	VCC1	CEC I/O (N-channel open drain output).
Reference voltage input	VREF	I	VCC1	Reference voltage input for the A/D and D/A converters.
A/D converter	AN0 to AN7	I	VCC1	Analog input.
	AN0_0 to AN0_7 AN2_0 to AN2_7	I	VCC2	
	ADTRG	I	VCC1	External trigger input.
	ANEX0, ANEX1	I	VCC1	Extended analog input.
D/A converter	DA0, DA1	O	VCC1	Output pin the D/A converter.
I/O ports	P0_0 to P0_7 P1_0 to P1_7 P2_0 to P2_7 P3_0 to P3_7 P4_0 to P4_7 P5_0 to P5_7 P12_0 to P12_7 P13_0 to P13_7	I/O	VCC2	8-bit CMOS I/O ports. A direction register determines whether each pin is used as an input port or an output port. A pull-up resistor may be enabled or disabled for input ports in 4-bit units.
	P6_0 to P6_7 P7_0 to P7_7 P8_0 to P8_7 P9_0 to P9_7 P10_0 to P10_7 P11_0 to P11_7	I/O	VCC1	8-bit I/O ports having equivalent functions to P0. However, P7_0, P7_1, and P8_5 are N-channel open drain output ports. No pull-up resistor is provided. P8_5 is an input port for verifying the NMI pin level and shares a pin with NMI.
	P14_0, P14_1	I/O	VCC1	I/O ports having equivalent functions to P0.

## 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers. Seven registers (R0, R1, R2, R3, A0, A1, and FB) out of 13 compose a register bank, and there are two register banks.



**Figure 2.1 CPU Registers**

**Table 4.3 SFR Information (3) <sup>(1)</sup>**

Address	Register	Symbol	Reset Value
0040h			
0041h			
0042h	INT7 Interrupt Control Register	INT7IC	XX00 X000b
0043h	INT6 Interrupt Control Register	INT6IC	XX00 X000b
0044h	INT3 Interrupt Control Register	INT3IC	XX00 X000b
0045h	Timer B5 Interrupt Control Register	TB5IC	XXXX X000b
0046h	Timer B4 Interrupt Control Register UART1 Bus Collision Detection Interrupt Control Register	TB4IC U1BCNIC	XXXX X000b
0047h	Timer B3 Interrupt Control Register UART0 Bus Collision Detection Interrupt Control Register	TB3IC U0BCNIC	XXXX X000b
0048h	SI/O4 Interrupt Control Register INT5 Interrupt Control Register	S4IC INT5IC	XX00 X000b
0049h	SI/O3 Interrupt Control Register INT4 Interrupt Control Register	S3IC INT4IC	XX00 X000b
004Ah	UART2 Bus Collision Detection Interrupt Control Register	BCNIC	XXXX X000b
004Bh	DMA0 Interrupt Control Register	DM0IC	XXXX X000b
004Ch	DMA1 Interrupt Control Register	DM1IC	XXXX X000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXX X000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXX X000b
004Fh	UART2 Transmit Interrupt Control Register	S2TIC	XXXX X000b
0050h	UART2 Receive Interrupt Control Register	S2RIC	XXXX X000b
0051h	UART0 Transmit Interrupt Control Register	S0TIC	XXXX X000b
0052h	UART0 Receive Interrupt Control Register	S0RIC	XXXX X000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXX X000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXX X000b
0055h	Timer A0 Interrupt Control Register	TA0IC	XXXX X000b
0056h	Timer A1 Interrupt Control Register	TA1IC	XXXX X000b
0057h	Timer A2 Interrupt Control Register	TA2IC	XXXX X000b
0058h	Timer A3 Interrupt Control Register	TA3IC	XXXX X000b
0059h	Timer A4 Interrupt Control Register	TA4IC	XXXX X000b
005Ah	Timer B0 Interrupt Control Register	TB0IC	XXXX X000b
005Bh	Timer B1 Interrupt Control Register	TB1IC	XXXX X000b
005Ch	Timer B2 Interrupt Control Register	TB2IC	XXXX X000b
005Dh	INT0 Interrupt Control Register	INT0IC	XX00 X000b
005Eh	INT1 Interrupt Control Register	INT1IC	XX00 X000b
005Fh	INT2 Interrupt Control Register	INT2IC	XX00 X000b

X: Undefined

## Note:

1. The blank areas are reserved. No access is allowed.

**Table 4.10 SFR Information (10) <sup>(1)</sup>**

Address	Register	Symbol	Reset Value
0270h	SI/O3 Transmit/Receive Register	S3TRR	XXh
0271h			
0272h	SI/O3 Control Register	S3C	0100 0000b
0273h	SI/O3 Bit Rate Register	S3BRG	XXh
0274h	SI/O4 Transmit/Receive Register	S4TRR	XXh
0275h			
0276h	SI/O4 Control Register	S4C	0100 0000b
0277h	SI/O4 Bit Rate Register	S4BRG	XXh
0278h	SI/O3, 4 Control Register 2	S34C2	00XX X0X0b
0279h			
027Ah			
027Bh			
027Ch			
027Dh			
027Eh			
027Fh			
0280h			
0281h			
0282h			
0283h			
0284h	UART5 Special Mode Register 4	U5SMR4	00h
0285h	UART5 Special Mode Register 3	U5SMR3	000X 0X0Xb
0286h	UART5 Special Mode Register 2	U5SMR2	X000 0000b
0287h	UART5 Special Mode Register	U5SMR	X000 0000b
0288h	UART5 Transmit/Receive Mode Register	U5MR	00h
0289h	UART5 Bit Rate Register	U5BRG	XXh
028Ah	UART5 Transmit Buffer Register	U5TB	XXh
028Bh			XXh
028Ch	UART5 Transmit/Receive Control Register 0	U5C0	0000 1000b
028Dh	UART5 Transmit/Receive Control Register 1	U5C1	0000 0010b
028Eh	UART5 Receive Buffer Register	U5RB	XXh
028Fh			XXh
0290h			
0291h			
0292h			
0293h			
0294h	UART6 Special Mode Register 4	U6SMR4	00h
0295h	UART6 Special Mode Register 3	U6SMR3	000X 0X0Xb
0296h	UART6 Special Mode Register 2	U6SMR2	X000 0000b
0297h	UART6 Special Mode Register	U6SMR	X000 0000b
0298h	UART6 Transmit/Receive Mode Register	U6MR	00h
0299h	UART6 Bit Rate Register	U6BRG	XXh
029Ah	UART6 Transmit Buffer Register	U6TB	XXh
029Bh			XXh
029Ch	UART6 Transmit/Receive Control Register 0	U6C0	0000 1000b
029Dh	UART6 Transmit/Receive Control Register 1	U6C1	0000 0010b
029Eh	UART6 Receive Buffer Register	U6RB	XXh
029Fh			XXh

X: Undefined

Note:

- The blank areas are reserved. No access is allowed.

**Table 4.16 SFR Information (16) <sup>(1)</sup>**

Address	Register	Symbol	Reset Value
03C0h	A/D Register 0	AD0	XXXX XXXXb
03C1h			0000 00XXb
03C2h	A/D Register 1	AD1	XXXX XXXXb
03C3h			0000 00XXb
03C4h	A/D Register 2	AD2	XXXX XXXXb
03C5h			0000 00XXb
03C6h	A/D Register 3	AD3	XXXX XXXXb
03C7h			0000 00XXb
03C8h	A/D Register 4	AD4	XXXX XXXXb
03C9h			0000 00XXb
03CAh	A/D Register 5	AD5	XXXX XXXXb
03CBh			0000 00XXb
03CCh	A/D Register 6	AD6	XXXX XXXXb
03CDh			0000 00XXb
03CEh	A/D Register 7	AD7	XXXX XXXXb
03CFh			0000 00XXb
03D0h			
03D1h			
03D2h			
03D3h			
03D4h	A/D Control Register 2	ADCON2	0000 X00Xb
03D5h			
03D6h	A/D Control Register 0	ADCON0	0000 0XXXb
03D7h	A/D Control Register 1	ADCON1	0000 X000b
03D8h	D/A0 Register	DA0	00h
03D9h			
03DAh	D/A1 Register	DA1	00h
03DBh			
03DCh	D/A Control Register	DACON	00h
03DDh			
03DEh			
03DFh			
03E0h	Port P0 Register	P0	XXh
03E1h	Port P1 Register	P1	XXh
03E2h	Port P0 Direction Register	PD0	00h
03E3h	Port P1 Direction Register	PD1	00h
03E4h	Port P2 Register	P2	XXh
03E5h	Port P3 Register	P3	XXh
03E6h	Port P2 Direction Register	PD2	00h
03E7h	Port P3 Direction Register	PD3	00h
03E8h	Port P4 Register	P4	XXh
03E9h	Port P5 Register	P5	XXh
03EAh	Port P4 Direction Register	PD4	00h
03EBh	Port P5 Direction Register	PD5	00h
03ECh	Port P6 Register	P6	XXh
03EDh	Port P7 Register	P7	XXh
03EEh	Port P6 Direction Register	PD6	00h
03EFh	Port P7 Direction Register	PD7	00h

X: Undefined

Note:

1. The blank areas are reserved. No access is allowed.

**Table 5.4 Recommended Operating Conditions (3/3) (1)**


$V_{CC1} = 2.7$  to  $5.5$  V,  $V_{SS} = 0$  V, and  $T_{opr} = -20^\circ\text{C}$  to  $85^\circ\text{C}$ / $-40^\circ\text{C}$  to  $85^\circ\text{C}$  unless otherwise specified.

The ripple voltage must not exceed  $V_r(V_{CC1})$  and/or  $dV_r(V_{CC1})/dt$ .

Symbol	Parameter	Standard			Unit
		Min.	Typ.	Max.	
$V_r(V_{CC1})$	Allowable ripple voltage	$V_{CC1} = 5.0$ V		0.5	V <sub>p-p</sub>
		$V_{CC1} = 3.0$ V		0.3	V <sub>p-p</sub>
$dV_r(V_{CC1})/dt$	Ripple voltage falling gradient	$V_{CC1} = 5.0$ V		0.3	V/ms
		$V_{CC1} = 3.0$ V		0.3	V/ms

Note:

1. The device is operationally guaranteed under these operating conditions.

**Figure 5.1 Ripple Waveform**

### 5.1.5 Flash Memory Electrical Characteristics

**Table 5.8 CPU Clock When Operating Flash Memory ( $f_{BCLK}$ )**

$V_{CC1} = 2.7$  to  $5.5$  V,  $T_{opr} = -20^\circ\text{C}$  to  $85^\circ\text{C}$ /-40°C to 85°C unless otherwise specified.

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
-	CPU rewrite mode				10 (1)	MHz
$f(SLOW\_R)$	Slow read mode				5 (3)	MHz
-	Low current consumption read mode			$f_C(32.768)$	35	kHz
-	Data flash read	$2.7 \text{ V} \leq V_{CC1} \leq 3.0 \text{ V}$			16 (2)	MHz
					20 (2)	MHz

Notes:

1. Set the PM17 bit in the PM1 register to 1 (one wait).
2. When the frequency is over this value, set the FMR17 bit in the FMR1 register to 0 (one wait) or the PM17 bit in the PM1 register to 1 (one wait)
3. Set the PM17 bit in the PM1 register to 1 (one wait). When using 125 kHz on-chip oscillator clock or sub clock as the CPU clock source, a wait is not necessary.

**Table 5.9 Flash Memory (Program ROM 1, 2) Electrical Characteristics**

$V_{CC1} = 2.7$  to  $5.5$  V at  $T_{opr} = 0^\circ\text{C}$  to  $60^\circ\text{C}$  (option: -40°C to 85°C), unless otherwise specified.

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
-	Program and erase cycles (1), (3), (4)	$V_{CC1} = 3.3 \text{ V}, T_{opr} = 25^\circ\text{C}$	1,000 (2)			times
-	2 word program time	$V_{CC1} = 3.3 \text{ V}, T_{opr} = 25^\circ\text{C}$		150	4000	$\mu\text{s}$
-	Lock bit program time	$V_{CC1} = 3.3 \text{ V}, T_{opr} = 25^\circ\text{C}$		70	3000	$\mu\text{s}$
-	Block erase time	$V_{CC1} = 3.3 \text{ V}, T_{opr} = 25^\circ\text{C}$		0.2	3.0	s
-	Program, erase voltage		2.7		5.5	V
-	Read voltage	$T_{opr} = -20^\circ\text{C}$ to $85^\circ\text{C}$ /-40°C to 85°C	2.7		5.5	V
-	Program, erase temperature		0		60	$^\circ\text{C}$
$t_{PS}$	Flash memory circuit stabilization wait time				50	$\mu\text{s}$
-	Data hold time (6)	Ambient temperature = $55^\circ\text{C}$	20			year

Notes:

1. Definition of program and erase cycles:  
The program and erase cycles refer to the number of per-block erasures. If the program and erase cycles are n ( $n = 1,000$ ), each block can be erased n times. For example, if a block is erased after writing 2 word data 16,384 times, each to a different address, this counts as one program and erase cycles. Data cannot be written to the same address more than once without erasing the block (rewrite prohibited).
2. Cycles to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. It is advisable to retain data on the erasure cycles of each block and limit the number of erase operations to a certain number.
4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
5. Customers desiring program/erase failure rate information should contact a Renesas Electronics sales office.
6. The data hold time includes time that the power supply is off or the clock is not supplied.

**Table 5.10 Flash Memory (Data Flash) Electrical Characteristics**

$V_{CC1} = 2.7$  to  $5.5$  V at  $T_{opr} = -20$  to  $85^\circ\text{C}$ /-40 to  $85^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
-	Program and erase cycles (1), (3), (4)	$V_{CC1} = 3.3$ V, $T_{opr} = 25^\circ\text{C}$	10,000 (2)			times
-	2 word program time	$V_{CC1} = 3.3$ V, $T_{opr} = 25^\circ\text{C}$		300	4000	$\mu\text{s}$
-	Lock bit program time	$V_{CC1} = 3.3$ V, $T_{opr} = 25^\circ\text{C}$		140	3000	$\mu\text{s}$
-	Block erase time	$V_{CC1} = 3.3$ V, $T_{opr} = 25^\circ\text{C}$		0.2	3.0	s
-	Program, erase voltage		2.7		5.5	V
-	Read voltage		2.7		5.5	V
-	Program, erase temperature		-20/-40		85	$^\circ\text{C}$
$t_{PS}$	Flash memory circuit stabilization wait time				50	$\mu\text{s}$
-	Data hold time (6)	Ambient temperature = $55^\circ\text{C}$	20			year

Notes:

1. Definition of program and erase cycles  
The program and erase cycles refer to the number of per-block erasures.  
If the program and erase cycles are n ( $n = 10,000$ ), each block can be erased n times.  
For example, if a 4 KB block is erased after writing 2 word data 1,024 times, each to a different address, this counts as one program and erase cycles. Data cannot be written to the same address more than once without erasing the block (rewrite prohibited).
2. Cycles to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 256 groups before erasing them all in one operation. In addition, averaging the erasure cycles between blocks A and B can further reduce the actual erasure cycles. It is also advisable to retain data on the erasure cycles of each block and limit the number of erase operations to a certain number.
4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
5. Customers desiring program/erase failure rate information should contact a Renesas Electronics sales office.
6. The data hold time includes time that the power supply is off or the clock is not supplied.


$$V_{CC1} = V_{CC2} = 5 \text{ V}$$

**Timing Requirements**

( $V_{CC1} = V_{CC2} = 5 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ , at  $T_{opr} = -20^\circ\text{C}$  to  $85^\circ\text{C}$ /-40°C to 85°C unless otherwise specified)

**Table 5.30 Timer A Input (Two-Phase Pulse Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_c(TA)$	TAiIN input cycle time	800		ns
$t_{su}(TAIN-TAOUT)$	TAiOUT input setup time	200		ns
$t_{su}(TAOUT-TAIN)$	TAiIN input setup time	200		ns

**Figure 5.8 Timer A Input (Two-Phase Pulse Input in Event Counter Mode)**

$$V_{CC1} = V_{CC2} = 5 \text{ V}$$


### Timing Requirements

( $V_{CC1} = V_{CC2} = 5 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ , at  $T_{opr} = -20^\circ\text{C}$  to  $85^\circ\text{C}$ /-40°C to 85°C unless otherwise specified)

#### 5.2.2.5 Serial Interface

**Table 5.34** Serial Interface

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLK <i>i</i> input cycle time	200		ns
$t_{w(CKH)}$	CLK <i>i</i> input high pulse width	100		ns
$t_{w(CKL)}$	CLK <i>i</i> input low pulse width	100		ns
$t_{d(C-Q)}$	TX <i>D</i> <i>i</i> output delay time		80	ns
$t_{h(C-Q)}$	TX <i>D</i> <i>i</i> hold time	0		ns
$t_{su(D-C)}$	RX <i>D</i> <i>i</i> input setup time	70		ns
$t_{h(C-D)}$	RX <i>D</i> <i>i</i> input hold time	90		ns




**Figure 5.10** Serial Interface


#### 5.2.2.6 External Interrupt INT*i* Input

**Table 5.35** External Interrupt INT*i* Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(INH)}$	INT <i>i</i> input high pulse width	250		ns
$t_{w(INL)}$	INT <i>i</i> input low pulse width	250		ns



**Figure 5.11** External Interrupt INT*i* Input

**Figure 5.13 Timing Diagram**

$$V_{CC1} = V_{CC2} = 3 \text{ V}$$

**Table 5.46 Electrical Characteristics (4)**

R5F3651RNFC, R5F3650RNFA, R5F3650RNFB, R5F3651RDFC, R5F3650RDFA, R5F3650RDFB, R5F3651TNFC,

R5F3650TNFA, R5F3650TNFB, R5F3651TDFC, R5F3650TDFA, R5F3650TDFB

 $V_{CC1} = V_{CC2} = 2.7 \text{ to } 3.3 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$  at  $T_{opr} = -20^\circ\text{C}$  to  $85^\circ\text{C}$  /  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ ,  $f_{(BCLK)} = 32 \text{ MHz}$  unless otherwise specified.

Symbol	Parameter	Measuring Condition	Standard			Unit
			Min.	Typ.	Max.	
$R_{fXCIN}$	Feedback resistance XCIN			25		$\text{m}\Omega$
$I_{CC}$	Power supply current In single-chip, mode, the output pin are open and other pins are $V_{SS}$	High-speed mode $f_{(BCLK)} = 32 \text{ MHz}$ $XIN = 4 \text{ MHz}$ (square wave), PLL multiplied by 8 125 kHz on-chip oscillator stopped		32.0		$\text{mA}$
				32.7		$\text{mA}$
				21.0		$\text{mA}$
	40 MHz on-chip oscillator mode	Main clock stopped 40 MHz on-chip oscillator on, divide-by-4 ( $f_{(BCLK)} = 10 \text{ MHz}$ ) 125 kHz on-chip oscillator stopped		23.0		$\text{mA}$
		Main clock stopped 40 MHz on-chip oscillator stopped 125 kHz on-chip oscillator on, no division FMR22 = 1 (slow read mode)		750.0		$\mu\text{A}$
	Low-power mode	$f_{(BCLK)} = 32 \text{ MHz}$ In low-power mode, FMR 22 = FMR23 = 1 on flash memory (1)		300.0		$\mu\text{A}$
		$f_{(BCLK)} = 32 \text{ MHz}$ In low-power mode, on RAM (1)		40.0		$\mu\text{A}$
	Wait mode	Main clock stopped 40 MHz on-chip oscillator stopped 125 kHz on-chip oscillator on Peripheral clock operating $T_{opr} = 25^\circ\text{C}$		20.0		$\mu\text{A}$
		$f_{(BCLK)} = 32 \text{ MHz}$ (oscillation capacity High) 40 MHz on-chip oscillator stopped 125 kHz on-chip oscillator stopped Peripheral clock operating $T_{opr} = 25^\circ\text{C}$		8.0		$\mu\text{A}$
		$f_{(BCLK)} = 32 \text{ kHz}$ (oscillation capacity Low) 40 MHz on-chip oscillator stopped 125 kHz on-chip oscillator stopped Peripheral clock operating $T_{opr} = 25^\circ\text{C}$		4.0		$\mu\text{A}$
	Stop mode	Main clock stopped 40 MHz on-chip oscillator stopped 125 kHz on-chip oscillator stopped Peripheral clock stopped $T_{opr} = 25^\circ\text{C}$		1.6		$\mu\text{A}$
	During flash memory program	$f_{(BCLK)} = 10 \text{ MHz}$ , PM17 = 1 (one wait) $V_{CC1} = 3.0 \text{ V}$		20.0		$\text{mA}$
	During flash memory erase	$f_{(BCLK)} = 10 \text{ MHz}$ , PM17 = 1 (one wait) $V_{CC1} = 3.0 \text{ V}$		30.0		$\text{mA}$


Note:

1. This indicates the memory in which the program to be executed exists.


Memory Expansion Mode and Microprocessor Mode  
(in no wait state setting)

$$V_{CC1} = V_{CC2} = 3V$$

#### Read timing



#### Write timing



$$t_{cyc} = \frac{1}{f(BCLK)}$$

#### Measuring conditions

- $V_{CC1} = V_{CC2} = 3V$
- Input timing voltage:  $V_L = 0.6\text{ V}$ ,  $V_H = 2.4\text{ V}$
- Output timing voltage:  $V_L = 1.5\text{ V}$ ,  $V_H = 1.5\text{ V}$

Figure 5.30 Timing Diagram