



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	8051
Core Size	8-Bit
Speed	48MHz
Connectivity	SMBus (2-Wire/I ² C), SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	25
Program Memory Size	64KB (64K × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4.25K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 21x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f342-gq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

12. Flash Memory	
Figure 12.1. Flash Program Memory Map and Security Byte	110
13. External Data Memory Interface and On-Chip XRAM	
Figure 13.1. USB FIFO Space and XRAM Memory Map	
with USBFAE set to '1'	115
Figure 13.2. Multiplexed Configuration Example	119
Figure 13.3. Non-multiplexed Configuration Example	120
Figure 13.4. EMIF Operating Modes	120
Figure 13.5. Non-multiplexed 16-bit MOVX Timing	124
Figure 13.6. Non-multiplexed 8-bit MOVX without Bank Select Timing	125
Figure 13.7. Non-multiplexed 8-bit MOVX with Bank Select Timing	126
Figure 13.8. Multiplexed 16-bit MOVX Timing	127
Figure 13.9. Multiplexed 8-bit MOVX without Bank Select Timing	128
Figure 13.10. Multiplexed 8-bit MOVX with Bank Select Timing	129
14. Oscillators	404
Figure 14.1. Oscillator Diagram	131
15. Port Input/Output	4.40
Figure 15.1. Port I/O Functional Block Diagram (Port 0 through Port 3)	142
Figure 15.2. Port I/O Cell Block Diagram	143
Figure 15.3. Peripheral Availability on Port I/O Pins	144
Figure 15.4. Crossbar Priority Decoder in Example Configuration	4 4 5
(NO PINS Skipped)	145
Figure 15.5. Crossbar Phoney Decoder in Example Configuration (2 Ding Skipped)	116
16 Universal Social Rus Controller (USR0)	140
Figure 16.1 USBO Block Diagram	150
Figure 16.2. USBO Diock Diagram	162
Figure 16.3. USB FIEO Allocation	167
17 SMBus	107
Figure 17.1 SMBus Block Diagram	188
Figure 17.2 Typical SMBus Configuration	189
Figure 17.3 SMBus Transaction	190
Figure 17.4. Typical SMBus SCI. Generation	193
Figure 17.5. Typical Master Transmitter Sequence	199
Figure 17.6. Typical Master Receiver Sequence	200
Figure 17.7. Typical Slave Receiver Sequence	201
Figure 17.8. Typical Slave Transmitter Sequence	202
18. UART0	
Figure 18.1. UART0 Block Diagram	205
Figure 18.2. UART0 Baud Rate Logic	206
Figure 18.3. UART Interconnect Diagram	207
Figure 18.4. 8-Bit UART Timing Diagram	207
Figure 18.5. 9-Bit UART Timing Diagram	208
Figure 18.6. UART Multi-Processor Mode Interconnect Diagram	209
19. UART1 (C8051F340/1/4/5/8/A/B/C Only)	



Ordering Part Number	MIPS (Peak)	Flash Memory (Bytes)	RAM	Calibrated Internal Oscillator	Low Frequency Oscillator	USB with 1k Endpoint RAM	Supply Voltage Regulator	SMBus/I2C	Enhanced SPI	UARTs	Timers (16-bit)	Programmable Counter Array	Digital Port I/Os	External Memory Interface (EMIF)	10-bit 200 ksps ADC	Temperature Sensor	Voltage Reference	Analog Comparators	Package
C8051F340-GQ	48	64k	4352	~	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	2	4	~	40	\checkmark	\checkmark	\checkmark	\checkmark	2	TQFP48
C8051F341-GQ	48	32k	2304	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	2	4	\checkmark	40	\checkmark	\checkmark	\checkmark	\checkmark	2	TQFP48
C8051F342-GQ	48	64k	4352	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	1	4	\checkmark	25	_	\checkmark	\checkmark	\checkmark	2	LQFP32
C8051F342-GM	48	64k	4352	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	1	4	~	25	—	\checkmark	\checkmark	\checkmark	2	QFN32
C8051F343-GQ	48	32k	2304	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	1	4	\checkmark	25	_	\checkmark	\checkmark	\checkmark	2	LQFP32
C8051F343-GM	48	32k	2304	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	1	4	\checkmark	25	_	\checkmark	\checkmark	\checkmark	2	QFN32
C8051F344-GQ	25	64k	4352	~	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	2	4	~	40	\checkmark	\checkmark	\checkmark	\checkmark	2	TQFP48
C8051F345-GQ	25	32k	2304	~	\checkmark	~	~	~	~	2	4	~	40	\checkmark	~	~	~	2	TQFP48
C8051F346-GQ	25	64k	4352	~		~	~	~	~	1	4	~	25		~	~	~	2	LQFP32
C8051F346-GM	25	64k	4352	\checkmark	_	\checkmark	\checkmark	\checkmark	\checkmark	1	4	~	25	_	\checkmark	\checkmark	\checkmark	2	QFN32
C8051F347-GQ	25	32k	2304	~		~	~	~	~	1	4	~	25		~	~	~	2	LQFP32
C8051F347-GM	25	32k	2304	~		~	~	~	~	1	4	~	25		~	~	~	2	QFN32
C8051F348-GQ	25	32k	2304	~	~	~	~	~	~	2	4	~	40	~	_	_	_	2	TQFP48
C8051F349-GQ	25	32k	2304	\checkmark	\checkmark	~	~	~	~	1	4	~	25	_	—	—	_	2	LQFP32
C8051F349-GM	25	32k	2304	~	\checkmark	~	~	~	~	1	4	~	25	_	_	_	_	2	QFN32
C8051F34A-GQ	48	64k	4352	~	~	~	~	~	~	2	4	~	25	_	~	~	~	2	LQFP32
C8051F34A-GM	48	64k	4352	~	~	~	~	~	~	2	4	~	25	_	~	~	~	2	QFN32
C8051F34B-GQ	48	32k	2304	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	2	4	\checkmark	25	_	\checkmark	\checkmark	\checkmark	2	LQFP32
C8051F34B-GM	48	32k	2304	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	2	4	\checkmark	25	_	\checkmark	\checkmark	\checkmark	2	QFN32
C8051F34C-GQ	48	64k	4352	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	2	4	\checkmark	40	\checkmark	_	_	_	2	TQFP48
C8051F34D-GQ	48	64k	4352	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	1	4	\checkmark	25	_	_	_	_	2	LQFP32

Table 1.1. Product Selection Guide



4. Pinout and Package Definitions

Table 4.1. Pin Definitions for the C8051F340/1/2/3/4/5/6/7/8/9/A/B/C/D

Namo	Pin Numbers		Type I	Description				
Name	48-pin	32-pin	Type	Description				
V _{DD}	10	6	Power In	2.7–3.6 V Power Supply Voltage Input.				
			Power Out	3.3 V Voltage Regulator Output. See Section 8 .				
GND	7	3		Ground.				
RST/	13	9	D I/O	Device Reset. Open-drain output of internal POR or V_{DD} monitor. An external source can initiate a system reset by driving this pin low for at least 15 µs. See Section 11 .				
C2CK			D I/O	Clock signal for the C2 Debug Interface.				
C2D	14		D I/O	Bi-directional data signal for the C2 Debug Interface.				
P3.0 /		10	D I/O	Port 3.0. See Section 15 for a complete description of Port 3.				
020			0 17 0	Bi-directional data signal for the C2 Debug Interface.				
REGIN	11	7	Power In	5 V Regulator Input. This pin is the input to the on-chip volt- age regulator.				
VBUS	12	8	D In	VBUS Sense Input. This pin should be connected to the VBUS signal of a USB network. A 5 V signal on this pin indicates a USB network connection.				
D+	8	4	D I/O	USB D+.				
D-	9	5	D I/O	USB D–.				
P0.0	6	2	D I/O or A In	Port 0.0. See Section 15 for a complete description of Port 0.				
P0.1	5	1	D I/O or A In	Port 0.1.				
P0.2	4	32	D I/O or A In	Port 0.2.				
P0.3	3	31	D I/O or A In	Port 0.3.				
P0.4	2	30	D I/O or A In	Port 0.4.				
P0.5	1	29	D I/O or A In	Port 0.5.				
P0.6	48	28	D I/O or A In	Port 0.6.				
P0.7	47	27	D I/O or A In	Port 0.7.				



9. CIP-51 Microcontroller

The MCU system controller core is the CIP-51 microcontroller. The CIP-51 is fully compatible with the MCS-51[™] instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The MCU family has a superset of all the peripherals included with a standard 8051. Included are four 16-bit counter/timers (see description in **Section 21**), an enhanced full-duplex UART (see description in **Section 18**), an Enhanced SPI (see description in **Section 20**), 256 bytes of internal RAM, 128 byte Special Function Register (SFR) address space (**Section 9.2.6**), and 25 Port I/O (see description in **Section 15**). The CIP-51 also includes on-chip debug hardware (see description in **Section 23**), and interfaces directly with the analog and digital subsystems providing a complete data acquisition or control-system solution in a single integrated circuit.

The CIP-51 Microcontroller core implements the standard 8051 organization and peripherals as well as additional custom peripherals and functions to extend its capability (see Figure 9.1 for a block diagram). The CIP-51 includes the following features:

- Fully Compatible with MCS-51 Instruction Set
- 0 to 48 MHz Clock Frequency
- 256 Bytes of Internal RAM
- 25 Port I/O

- Extended Interrupt Handler
- Reset Input
- Power Management Modes
- On-chip Debug Logic
- Program and Data Memory Security



Figure 9.1. CIP-51 Block Diagram



Table 9.1. CIP-51 I	Instruction Set Summary	(Continued)
---------------------	-------------------------	-------------

Mnemonic	Description	Bytes	Clock Cvcles
ORL A, #data	OR immediate to A	2	2
ORL direct, A	OR A to direct byte	2	2
ORL direct, #data	OR immediate to direct byte	3	3
XRL A, Rn	Exclusive-OR Register to A	1	1
XRL A, direct	Exclusive-OR direct byte to A	2	2
XRL A, @Ri	Exclusive-OR indirect RAM to A	1	2
XRL A, #data	Exclusive-OR immediate to A	2	2
XRL direct, A	Exclusive-OR A to direct byte	2	2
XRL direct, #data	Exclusive-OR immediate to direct byte	3	3
CLR A	Clear A	1	1
CPL A	Complement A	1	1
RL A	Rotate A left	1	1
RLC A	Rotate A left through Carry	1	1
RR A	Rotate A right	1	1
RRC A	Rotate A right through Carry	1	1
SWAP A	Swap nibbles of A	1	1
	Data Transfer		
MOV A, Rn	Move Register to A	1	1
MOV A, direct	Move direct byte to A	2	2
MOV A, @Ri	Move indirect RAM to A	1	2
MOV A, #data	Move immediate to A	2	2
MOV Rn, A	Move A to Register	1	1
MOV Rn, direct	Move direct byte to Register	2	2
MOV Rn, #data	Move immediate to Register	2	2
MOV direct, A	Move A to direct byte	2	2
MOV direct, Rn	Move Register to direct byte	2	2
MOV direct, direct	Move direct byte to direct byte	3	3
MOV direct, @Ri	Move indirect RAM to direct byte	2	2
MOV direct, #data	Move immediate to direct byte	3	3
MOV @Ri, A	Move A to indirect RAM	1	2
MOV @Ri, direct	Move direct byte to indirect RAM	2	2
MOV @Ri, #data	Move immediate to indirect RAM	2	2
MOV DPTR, #data16	Load DPTR with 16-bit constant	3	3
MOVC A, @A+DPTR	Move code byte relative DPTR to A	1	3
MOVC A, @A+PC	Move code byte relative PC to A	1	3
MOVX A, @Ri	Move external data (8-bit address) to A	1	3
MOVX @Ri, A	Move A to external data (8-bit address)	1	3
MOVX A, @DPTR	Move external data (16-bit address) to A	1	3
MOVX @DPTR, A	Move A to external data (16-bit address)	1	3
PUSH direct	Push direct byte onto stack	2	2
POP direct	Pop direct byte from stack	2	2
XCH A, Rn	Exchange Register with A	1	1
XCH A, direct	Exchange direct byte with A	2	2
XCH A, @Ri	Exchange indirect RAM with A	1	2
XCHD A, @Ri	Exchange low nibble of indirect RAM with A	1	2



|--|

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
EA	ESPI0	ET2	ES0	ET1	EX1	ET0	EX0	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
						(bit	t addressable) 0xA8				
Bit7:	EA: Enable /	All Interrupt	S.									
	This bit globa	ally enables	/disables a	II interrupts	. It overrides	s the indivic	lual interru	pt mask set-				
	tings.											
	0: Disable all interrupt sources.											
	1: Enable each interrupt according to its individual mask setting.											
Bit6:	ESPI0: Enab	ole Serial Po	eripheral In	terface (SP	Interrupt	•						
	This bit sets	the maskin	g of the SP	10 interrupts	5.							
	0: Disable all SPI0 interrupts.											
D:46	1: Enable int	errupt requ	ests genera	ated by SPI	0.							
BIt5:	ET2: Enable Timer 2 Interrupt.											
	0: Disable Ti	mor 2 intor	g or the Tin	ier z mierru	ipi.							
	1. Enable int		upi. ests deners	ated by the	TE2L or TE	2H flags						
Bit4	ES0: Enable	UART0 Int	errunt			zi i nago.						
DRT.	This bit sets the masking of the UART0 interrupt.											
	0: Disable U	ART0 interr	upt.		P							
	1: Enable UA	ART0 interr	upt.									
Bit3:	ET1: Enable	Timer 1 Int	errupt.									
	This bit sets	the maskin	g of the Tim	ner 1 interru	ipt.							
	0: Disable al	I Timer 1 in	terrupt.									
	1: Enable int	errupt requ	ests genera	ated by the	TF1 flag.							
Bit2:	EX1: Enable	External Ir	terrupt 1.									
	This bit sets	the maskin	g of Externa	al Interrupt	1.							
	0: Disable ex	kternal inter	rupt 1.									
D:+4 -	1: Enable Int	Errupt requ	ests genera	ated by the	in i i input.							
DILI.	This bit sots	the mackin	errupt. a of the Tim	oor 0 intorru	int							
	0. Disable al	I Timer 0 in	g of the fill		ipt.							
	1: Enable int	errupt requ	ests genera	ated by the	TE0 flag							
Bit0:	EX0: Enable	External Ir	iterrupt 0.		ri o nag.							
	This bit sets	the maskin	g of Externa	al Interrupt	0.							
	0: Disable ex	kternal inter	rupt 0.									
	1: Enable int	errupt requ	ests genera	ated by the	INT0 input.							



R/W	R	R/W	R/W	R	R/W	R/W	R	Reset Value					
USBRS	F FERROR	CORSEF	SWRSF	WDTRSF	MCDRSF	PORSF	PINRSF	Variable					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:					
								0xEF					
Bit7:	USBRSF: US	SB Reset F	lag										
	 U: Read: Last reset was not a USB reset; Write: USB resets enabled. 1: Read: Last reset was a USB reset; Write: USB resets enabled. 												
D:40.	1: Read: Last reset was a USB reset; Write: USB resets enabled. FERROR: Flash Error Indicator												
DILO.	CERROR. Flash Effor Indicator. 0: Source of last reset was not a Flash read/write/erase error												
	U: Source of last reset was not a Flash read/write/erase error.												
Bit5 [.]	CORSEF: Co	mparator0	Reset Ena	ble and Flag	ומסט טווטו. ז								
Bitol	0: Read: So	urce of last	reset was i	not Compar	ator0: Write	: Comparat	tor0 is not a	a reset					
	source.				,								
	1: Read: So	urce of last	reset was (Comparator	0; Write: Co	omparator0	is a reset	source					
	(active-low).												
Bit4:	SWRSF: Sol	ftware Rese	et Force an	d Flag.									
	0: Read: So	urce of last	reset was i	not a write t	o the SWRS	SF bit; Write	e: No Effec	t.					
D'IO	1: Read: Source of last was a write to the SWRSF bit; Write: Forces a system reset.												
Bit3:	WDTRSF: Watchdog Timer Reset Flag.												
	1: Source of	last reset w	as not a w	timeout									
Bit2.	MCDRSE M	lissing Cloc	k Detector	Flag									
BRZ.	0: Read: So	urce of last	reset was i	not a Missin	a Clock Det	ector timeo	out: Write:	Missina					
	Clock Detect	tor disabled			3		,						
	1: Read: So	urce of last	reset was a	a Missing C	lock Detecto	or timeout; N	Write: Miss	sing Clock					
	Detector ena	abled; trigge	ers a reset i	f a missing	clock condit	ion is deteo	cted.						
Bit1:	PORSF: Pov	ver-On / V _D	_D Monitor I	Reset Flag.									
	This bit is se	t anytime a	power-on	reset occurs	s. Writing thi	s bit selects	s/deselects	s the V _{DD}					
	monitor as a	reset sourc	e. Note: w	riting '1' to	this bit bef	ore the V _D	D monitor	is enabled					
	and stabilize	ed can cau	se a syste	m reset. Se	ee register V	/DM0CN (S	SFR Definit	ion 11.1).					
	0: Read: Las	st reset was	not a pow	er-on or V _{DI}	_C monitor re	set; Write:	V _{DD} monit	or is not a					
	reset source												
	1: Read: Las	st reset was	a power-or	n or V _{DD} mo	nitor reset; a	all other res	et flags inc	leterminate;					
	Write: V _{DD} r	nonitor is a	reset source	ce.									
Bit0:	PINRSF: HV	V Pin Reset	Flag.	= .									
	0: Source of	last reset w	as <u>not RS</u>	T pin.									
	1: Source of	last reset w	as RST pi	า.									
Note: Fo	r bits that ac	t as both re	eset sourc	e enables (on a write)	and reset	indicator	flags (on a					
read), re	ad-modify-w	rite instruc	tions read	and modif	y the sourc	e enable o	only. This a	applies to					
bits: USI	BRSF, CORSE	EF, SWRSF,	MCDRSF,	PORSF.									

SFR Definition 11.2. RSTSRC: Reset Source



15.2. Port I/O Initialization

Port I/O initialization consists of the following steps:

- Step 1. Select the input mode (analog or digital) for all Port pins, using the Port Input Mode register (PnMDIN).
- Step 2. Select the output mode (open-drain or push-pull) for all Port pins, using the Port Output Mode register (PnMDOUT).
- Step 3. Select any pins to be skipped by the I/O Crossbar using the Port Skip registers (PnSKIP).
- Step 4. Assign Port pins to desired peripherals (XBR0, XBR1).
- Step 5. Enable the Crossbar (XBARE = '1').

All Port pins must be configured as either analog or digital inputs. Any pins to be used as Comparator or ADC inputs should be configured as an analog inputs. When a pin is configured as an analog input, its weak pull-up, digital driver, and digital receiver are disabled. This process saves power and reduces noise on the analog input. Pins configured as digital inputs may still be used by analog peripherals; however this practice is not recommended. To configure a Port pin for digital input, write '0' to the corresponding bit in register PnMDOUT, and write '1' to the corresponding Port latch (register Pn).

Additionally, all analog input pins should be configured to be skipped by the Crossbar (accomplished by setting the associated bits in PnSKIP). Port input mode is set in the PnMDIN register, where a '1' indicates a digital input, and a '0' indicates an analog input. All pins default to digital inputs on reset.

The output driver characteristics of the I/O pins are defined using the Port Output Mode registers (PnMD-OUT). Each Port Output driver can be configured as either open drain or push-pull. This selection is required even for the digital resources selected in the XBRn registers, and is not automatic. The only exception to this is the SMBus (SDA, SCL) pins, which are configured as open-drain regardless of the PnMDOUT settings. When the WEAKPUD bit in XBR1 is '0', a weak pull-up is enabled for all Port I/O configured as open-drain. WEAKPUD does not affect the push-pull Port I/O. Furthermore, the weak pull-up is turned off on an output that is driving a '0' to avoid unnecessary power dissipation.

Registers XBR0 and XBR1 must be loaded with the appropriate values to select the digital I/O functions required by the design. Setting the XBARE bit in XBR1 to '1' enables the Crossbar. Until the Crossbar is enabled, the external pins remain as standard Port I/O (in input mode), regardless of the XBRn Register settings. For given XBRn Register settings, one can determine the I/O pin-out using the Priority Decode Table; as an alternative, the Configuration Wizard utility of the Silicon Labs IDE software will determine the Port I/O pin-assignments based on the XBRn Register settings.

Important Note: The Crossbar must be enabled to use Ports P0, P1, P2, and P3 as standard Port I/O in output mode. These Port output drivers are disabled while the Crossbar is disabled. Port 4 always functions as standard GPIO.



SFR Definition	15.2. XBR1:	Port I/O	Crossbar	Register 1
----------------	-------------	----------	----------	-------------------

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
WEAKPU	JD XBARE	T1E	T0E	ECIE		PCA0ME		00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
								0xE2				
Bit7:	WEAKPUD: F	Port I/O Wea	ak Pull-up l	Disable.								
	0: Weak Pull-ups enabled (except for Ports whose I/O are configured as analog input or											
	push-pull output).											
	1: Weak Pull-	ups disable	d.									
Bit6:	XBARE: Cros	sbar Enabl	э.									
	0: Crossbar d	lisabled; all	Port driver	s disabled.								
	1: Crossbar e	nabled.										
Bit5:	T1E: T1 Enat	ble										
	0: 11 unavaila	able at Port	pin.									
D'14	1: 11 routed t	o Port pin.										
Bit4:												
	0: 10 unavaila	able at Port	pin.									
D:+2.		o Port pin. Evternel Ce	untor loout	Frabla								
DIIJ.	CIE. PCAU	External Co	unter input t pip	Enable								
	1: ECI routed	to Port pip	t pin.									
Bite2_0.		`A Module I	O Enable I	Rite								
Dit32-0.		/A moutie i/ I/O unavail:	able at Port	nins								
	001: CEX0 ro	uted to Por	t nin	phio.								
	010 CEX0 C	EX1 routed	to Port pir	าร								
	011: CEX0, C	EX1. CEX2	routed to	Port pins.								
	100: CEX0. C	EX1. CEX2	. CEX3 rou	uted to Port	oins.							
	101: CEX0, C	EX1, CEX2	, CEX3, C	EX4 routed t	o Port pins	6.						
	110: Reserve	d.			•							
	111: Reserve	d.										

SFR Definition 15.3. XBR2: Port I/O Crossbar Register 2





							-				
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
									11111111		
_	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:		
									0xF5		
B	0xF5 Bits7–0: Analog Input Configuration Bits for P4.7–P4.0 (respectively). Port pins configured as analog inputs have their weak pull-up, digital driver, and digital receiver disabled. 0: Corresponding P4.n pin is configured as an analog input. 1: Corresponding P4.n pin is not configured as an analog input.										
١	lote: P4	is only availa	ble on 48-p	in devices.							

SFR Definition 15.21. P4MDIN: Port4 Input Mode

SFR Definition 15.22. P4MDOUT: Port4 Output Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 00000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xAE	
Bits7–0:	Output Conf ter P4MDIN 0: Correspor 1: Correspor	iguration Bi is logic 0. nding P4.n nding P4.n	ts for P4.7- Output is op Output is pr	-P4.0 (respe ben-drain. ush-pull.	ectively); igr	nored if corr	espondinę	g bit in regis-	
Note: P4 is only available on 48-pin devices.									



USB Register De	finition 16.11. IN1II	NT: USB0 IN En	dpoint Interrupt
-----------------	-----------------------	----------------	------------------

P	P	P	P	P	P	P	P	Reset Value						
<u>к</u>		-	<u>к</u>			INI1	EDO							
-	- Dit0	- Ditc	- Dit 4	INJ Dit2										
Bit7	Bito	BIt5	BIt4	BIt3	BIt2	BIt1	BItU	USB Address:						
								0x02						
Bits7–4:	Unused. Read = 0000b. Write = don't care.													
Bit3:	IN3: IN Endpoint 3 Interrupt-pending Flag													
	This bit is cle	This bit is cleared when software reads the IN1INT register.												
	0: IN Endpoint 3 interrupt inactive.													
	1: IN Endpoi	1: IN Endpoint 3 interrupt active.												
Bit2:	IN2: IN Endp	oint 2 Inter	rupt-pendin	g Flag										
	This bit is cle	eared when	software re	eads the IN?	INT registe	er.								
	0: IN Endpoi	nt 2 interru	ot inactive.		-									
	1: IN Endpoi	nt 2 interru	ot active.											
Bit1:	IN1: IN Endp	oint 1 Inter	rupt-pendin	a Flaa										
	This bit is cle	eared when	software re	eads the IN	INT registe	er.								
	0: IN Endpoi	nt 1 interru	ot inactive.											
	1. IN Endpoi	nt 1 interru	ot active											
Bit0.	EPO: Endpoi	nt 0 Interru	nt-nendina	Flad										
Bito.	This hit is cle	ared when	software re	ads the IN ²	UNT registe	٥r								
	0. Endpoint () interrunt i	nactive		intriogiste									
	1. Endpoint () interrunt a	active											

USB Register Definition 16.12. OUT1INT: USB0 Out Endpoint Interrupt

R	R	R	R	R	R	R	R	Reset Value			
-	-	-	-	OUT3	OUT2	OUT1	-	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address:			
								0x04			
Bits7–4: Bit3:	Unused. Read = 0000b. Write = don't care. OUT3: OUT Endpoint 3 Interrupt-pending Flag This bit is cleared when software reads the OUT1INT register. 0: OUT Endpoint 3 interrupt inactive. 1: OUT Endpoint 3 interrupt active.										
Bit2:	OUT2: OUT Endpoint 3 Interrupt active. OUT2: OUT Endpoint 2 Interrupt-pending Flag This bit is cleared when software reads the OUT1INT register. 0: OUT Endpoint 2 interrupt inactive. 1: OUT Endpoint 2 interrupt active.										
Bit1:	OUT1: OUT Endpoint 1 Interrupt-pending Flag This bit is cleared when software reads the OUT1INT register. 0: OUT Endpoint 1 interrupt inactive. 1: OUT Endpoint 1 interrupt active.										
Bit0:	Unused. Rea	ad = 0; Write	e = don't ca	are.							



16.10.3.Endpoint0 OUT Transactions

When a SETUP request is received that requires the host to transmit data to USB0, one or more OUT requests will be sent by the host. When an OUT packet is successfully received by USB0, hardware will set the OPRDY bit (E0CSR.0) to '1' and generate an Endpoint0 interrupt. Following this interrupt, firmware should unload the OUT packet from the Endpoint0 FIFO and set the SOPRDY bit (E0CSR.6) to '1'.

If the amount of data required for the transfer exceeds the maximum packet size for Endpoint0, the data will be split into multiple packets. If the requested data is an integer multiple of the maximum packet size for Endpoint0 (as reported to the host), the host will send a zero-length data packet signaling the end of the transfer.

Upon reception of the first OUT token for a particular control transfer, Endpoint0 is said to be in Receive Mode. In this mode, only OUT tokens should be sent by the host to Endpoint0. The SUEND bit (E0CSR.4) is set to '1' if a SETUP or IN token is received while Endpoint0 is in Receive Mode.

Endpoint0 will remain in Receive mode until:

- 1. The SIE receives a SETUP or IN token.
- 2. The host sends a packet less than the maximum Endpoint0 packet size.
- 3. The host sends a zero-length packet.

Firmware should set the DATAEND bit (E0CSR.3) to '1' when the expected amount of data has been received. The SIE will transmit a STALL condition if the host sends an OUT packet after the DATAEND bit has been set by firmware. An interrupt will be generated with the STSTL bit (E0CSR.2) set to '1' after the STALL is transmitted.



Bit	Set by Hardware When:	Cleared by Hardware When:
MASTER	A START is generated.	A STOP is generated.
MASTER		 Arbitration is lost.
	 START is generated. 	 A START is detected.
TXMODE	 SMB0DAT is written before the start of an 	 Arbitration is lost.
IXANODE	SMBus frame.	SMB0DAT is not written before the
		start of an SMBus frame.
STA	• A START followed by an address byte is	 Must be cleared by software.
	received.	
070	• A STOP is detected while addressed as a	• A pending STOP is generated.
510	Slave.	
	Arbitration is lost due to a detected STOP.	After each ACK evolg
ACKRQ	• A byte has been received and an ACK	• Alter each ACK cycle.
	• A repeated STAPT is detected as a MASTEP	• Each time SLic cleared
	when STA is low (unwanted repeated START)	• Each time Shis cleared.
	• SCL is sensed low while attempting to gener-	
ARBLOST	ate a STOP or repeated START condition	
	• SDA is sensed low while transmitting a '1'	
	(excluding ACK bits).	
1.01/	• The incoming ACK value is low (ACKNOWL-	• The incoming ACK value is high (NOT
ACK	EDGE).	ACKNOWLEDGE).
	 A START has been generated. 	 Must be cleared by software.
	Lost arbitration.	
	 A byte has been transmitted and an ACK/ 	
SI	NACK received.	
01	 A byte has been received. 	
	• A START or repeated START followed by a	
	slave address + R/W has been received.	
	 A STOP has been received. 	

Table 17.3. Sources for Hardware Changes to SMB0CN



	Valu	Values Read				Values Written			
Mode	Status Vector	ACKRQ	ARBLOST	ACK	Current SMbus State	Typical Response Options	STA	STo	ACK
	1110	0	0	Х	A master START was generated.	Load slave address + R/W into SMB0DAT.	0	0	х
		0	0	0	A master data or address byte	Set STA to restart transfer.	1	0	Х
ъ		0	0	0	was transmitted; NACK received.	Abort transfer.	0	1	Х
nsmitte						Load next data byte into SMB0DAT.	0	0	х
Trai	laster Trai					End transfer with STOP.	0	1	Х
Master W		0	0	1	A master data or address byte	End transfer with STOP and start another transfer.	1	1	х
					Send repeated START.	1	0	Х	
						Switch to Master Receiver Mode (clear SI without writ- ing new data to SMB0DAT).	0	0	х
						Acknowledge received byte; Read SMB0DAT.		0	1
						Send NACK to indicate last byte, and send STOP.	0	1	0
						Send NACK to indicate last byte, and send STOP fol- lowed by START.	1	1	0
ceiver						Send ACK followed by repeated START.	1	0	1
aster Rec	1000	1	0	x	A master data byte was received; ACK requested.	Send NACK to indicate last byte, and send repeated START.	1	0	0
Z						Send ACK and switch to Master Transmitter Mode (write to SMB0DAT before clearing SI).	0	0	1
						Send NACK and switch to Master Transmitter Mode (write to SMB0DAT before clearing SI).	0	0	0

Table 17.4. SMBus Status Decoding



	Valu	ies I	Read	d			Values Written			
Mode	Status Status ACKR0 ACKR0 ACKR0		Current SMbus State	ate Typical Response Options			ACK			
_		0	0	0	A slave byte was transmitted; NACK received.	No action required (expect- ing STOP condition).	0	0	х	
smitte	0100	0	0	1	A slave byte was transmitted; ACK received.	Load SMB0DAT with next data byte to transmit.	0	0	х	
'e Trar		0	1	х	A Slave byte was transmitted; No action required (expect- error detected. ing Master to end transfer).		0	0	х	
Slav	0101	0	x	x	An illegal STOP or bus error was detected while a Slave Transmission was in progress.	Clear STO.	0	0	х	
	1	0	v	A slave address was received;	Acknowledge received address.	0	0	1		
			0		ACK requested.	Do not acknowledge received address.	0	0	0	
	0010					Acknowledge received address.	0	0	1	
		1	1	x	Lost arbitration as master; slave address received; ACK	Do not acknowledge received address.	0	0	0	
					requested.	Reschedule failed transfer; do not acknowledge received address.	1	0	0	
iver	0010	10 0		x	Lost arbitration while attempting a	Abort failed transfer.	0	0	Х	
ece		Ũ			repeated START.	Reschedule failed transfer.	1	0	Х	
lave R		1	1	Х	Lost arbitration while attempting a STOP.	No action required (transfer complete/aborted).	0	0	0	
N	0001	0	0	x	A STOP was detected while addressed as a Slave Transmitter or Slave Receiver.	Clear STO.	0	0	х	
		0	1	x	Lost arbitration due to a detected	Abort transfer.	0	0	Х	
		Ŭ			STOP.	Reschedule failed transfer.	1	0	Х	
		1	0	x	A slave byte was received; ACK	Acknowledge received byte; Read SMB0DAT.	0	0	1	
	0000	0000		0000		requested.	Do not acknowledge received byte.	0	0	0
		1	1	x	Lost arbitration while transmitting	Abort failed transfer.	0	0	0	
					a data byte as master.	Reschedule failed transfer.	1	0	0	

Table 17.4. SMBus Status Decoding (Continued)



21.2.3. Timer 2 Capture Modes: USB Start-of-Frame or LFO Falling Edge

When T2CE = '1', Timer 2 will operate in one of two special capture modes. The capture event can be selected between a USB Start-of-Frame (SOF) capture, and a Low-Frequency Oscillator (LFO) Falling Edge capture, using the T2CSS bit. The USB SOF capture mode can be used to calibrate the system clock or external oscillator against the known USB host SOF clock. The LFO falling-edge capture mode can be used to calibrate the internal Low-Frequency Oscillator against the internal High-Frequency Oscillator or an external clock source. When T2SPLIT = '0', Timer 2 counts up and overflows from 0xFFFF to 0x0000. Each time a capture event is received, the contents of the Timer 2 registers (TMR2H:TMR2L) are latched into the Timer 2 Reload registers (TMR2RLH:TMR2RLL). A Timer 2 interrupt is generated if enabled.



Figure 21.6. Timer 2 Capture Mode (T2SPLIT = '0')



When T2SPLIT = '1', the Timer 2 registers (TMR2H and TMR2L) act as two 8-bit counters. Each counter counts up independently and overflows from 0xFF to 0x00. Each time a capture event is received, the contents of the Timer 2 registers are latched into the Timer 2 Reload registers (TMR2RLH and TMR2RLL). A Timer 2 interrupt is generated if enabled.



Figure 21.7. Timer 2 Capture Mode (T2SPLIT = '1')



21.3. Timer 3

Timer 3 is a 16-bit timer formed by two 8-bit SFRs: TMR3L (low byte) and TMR3H (high byte). Timer 3 may operate in 16-bit auto-reload mode, (split) 8-bit auto-reload mode, USB Start-of-Frame (SOF) capture mode, or Low-Frequency Oscillator (LFO) Rising Edge capture mode. The Timer 3 operation mode is defined by the T3SPLIT (TMR3CN.3), T3CE (TMR3CN.4) bits, and T3CSS (TMR3CN.1) bits.

Timer 3 may be clocked by the system clock, the system clock divided by 12, or the external oscillator source divided by 8. The external clock mode is ideal for real-time clock (RTC) functionality, where the internal oscillator drives the system clock while Timer 3 (and/or the PCA) is clocked by an external precision oscillator. Note that the external oscillator source divided by 8 is synchronized with the system clock.

21.3.1. 16-bit Timer with Auto-Reload

When T3SPLIT (TMR3CN.3) is '0' and T3CE = '0', Timer 3 operates as a 16-bit timer with auto-reload. Timer 3 can be clocked by SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. As the 16-bit timer register increments and overflows from 0xFFFF to 0x0000, the 16-bit value in the Timer 3 reload registers (TMR3RLH and TM3RLL) is loaded into the Timer 3 register as shown in Figure 21.4, and the Timer 3 High Byte Overflow Flag (TMR3CN.7) is set. If Timer 3 interrupts are enabled, an interrupt will be generated on each Timer 3 overflow. Additionally, if Timer 3 interrupts are enabled and the TF3LEN bit is set (TMR3CN.5), an interrupt will be generated each time the lower 8 bits (TMR3L) overflow from 0xFF to 0x00.



Figure 21.8. Timer 3 16-Bit Mode Block Diagram



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value					
PWM16	n ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	00000000					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:					
								0xDA, 0xDB, 0xDC, 0xDD, 0xDE					
PCA0CP	PCA0CPMn Address: $PCA0CPM0 = 0xDA (n = 0), PCA0CPM1 = 0xDB (n = 1),$												
PCA0CPM2 = 0xDC(n = 2), PCA0CPM3 = 0xDD(n = 3),													
PCA0CPM4 = 0xDE (n = 4)													
Bit7:	PWM16n: 16	S-bit Pulse	Width Modu	lation Enab	le.								
	This bit selects 16-bit mode when Pulse Width Modulation mode is enabled (PWMn = 1).												
	0: 8-DIT PWN	1 selected.											
Bit6 [.]	FCOMn: Co	mnarator Fi	unction Ena	hle									
Dito.	This bit enab	les/disable	s the comp	arator funct	ion for PCA	module n.							
	0: Disabled.												
	1: Enabled.												
Bit5:	CAPPn: Cap	ture Positiv	e Function	Enable.									
	This bit enabled	oles/disable	s the positiv	/e edge cap	oture for PC	A module n	•						
	1. Enabled												
Bit4:	CAPNn: Cap	oture Negat	ive Functior	n Enable.									
	This bit enab	oles/disable	s the negat	ive edge ca	pture for PO	CA module i	า.						
	0: Disabled.		-	-	-								
	1: Enabled.												
Bit3:	MATh: Match	n Function I	Enable.	function fo		ula a M/haa		matches of					
	the PCA cou	nter with a	s the match	nunction io	n PCA mou Dare registe	ule n. when	CCEn bit i	matches of					
	register to be	e set to logi	c 1.	apture/com	Sale legiste								
	0: Disabled.	, eet te leg.	•										
	1: Enabled.												
Bit2:	TOGn: Togg	le Function	Enable.										
	This bit enab	oles/disable	s the toggle	e function fo	or PCA mod	ule n. Wher	enabled,	matches of					
	CEXn pin to	toggle If th	P\//Mn hi	t is also set	to logic 1 t	he module (nogic level						
	Output Mode	9.		13 0130 301	to logic 1, t			rrequeries					
	0: Disabled.												
	1: Enabled.												
Bit1:	PWMn: Puls	e Width Mo	dulation Mo	de Enable.									
	This bit enab	les/disable	s the PWM	function for	PCA modu	le n. When (enabled, a	pulse width					
	mode is use	ignai is ouiµ ⊣ if ₽\MM16	is set to la	⊂∧n pin. o- oaic 1 lf the	DIL PVVIVI IS TOGn hit i	useu II PVVI s also set ti	n non is cie ne module	operates in					
	Frequency C	Output Mode	9. 9.			5 4150 501, 11		operates in					
0: Disabled.													
1: Enabled.													
Bit0:	ECCFn: Cap	ture/Comp	are Flag Int	errupt Enab	ole.	0= \							
	I his bit sets	the maskin	g of the Ca	oture/Comp	are ⊢lag (C	CFn) interru	lpt.						
	1: Fnahle a	Canture/Co	pis. mpare Flag	interrunt re	quest when	n CCFn is si	<u>ə</u> t						
			pais i lag										

SFR Definition 22.3. PCA0CPMn: PCA Capture/Compare Mode



SFR Definition 22.4. PCA0L: PCA Counter/Timer Low Byte

R/V	/ R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xF9
Bits 7–	0: PCA0L: PC The PCA0L	A Counter/T register hol	imer Low B ds the low b	oyte. oyte (LSB) c	of the 16-bit	PCA Coun	ter/Timer.	

SFR Definition 22.5. PCA0H: PCA Counter/Timer High Byte



SFR Definition 22.6. PCA0CPLn: PCA Capture Module Low Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	BitO	SFR Address: 0xFB, 0xE9, 0xEB, 0xED, 0xFD	
PCA0CPLn Address:PCA0CPL0 = $0xFB$ (n = 0), PCA0CPL1 = $0xE9$ (n = 1), PCA0CPL2 = $0xEB$ (n = 2), PCA0CPL3 = $0xED$ (n = 3), PCA0CPL4 = $0xFD$ (n = 4)									
Bits7–0: PCA0CPLn: PCA Capture Module Low Byte. The PCA0CPLn register holds the low byte (LSB) of the 16-bit capture module n.									

