



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Not For New Designs
Core Processor	8051
Core Size	8-Bit
Speed	48MHz
Connectivity	SMBus (2-Wire/I <sup>2</sup> C), SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	25
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2.25K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 21x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VFQFN Exposed Pad
Supplier Device Package	32-QFN (5x5)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/silicon-labs/c8051f343-gmr">https://www.e-xfl.com/product-detail/silicon-labs/c8051f343-gmr</a>

## List of Figures

### 1. System Overview

Figure 1.1. C8051F340/1/4/5 Block Diagram .....	19
Figure 1.2. C8051F342/3/6/7 Block Diagram .....	20
Figure 1.3. C8051F348/C Block Diagram.....	21
Figure 1.4. C8051F349/D Block Diagram.....	22
Figure 1.5. C8051F34A/B Block Diagram .....	23

### 4. Pinout and Package Definitions

Figure 4.1. TQFP-48 Pinout Diagram (Top View) .....	31
Figure 4.2. TQFP-48 Package Diagram .....	32
Figure 4.3. TQFP-48 Recommended PCB Land Pattern .....	33
Figure 4.4. LQFP-32 Pinout Diagram (Top View).....	34
Figure 4.5. LQFP-32 Package Diagram .....	35
Figure 4.6. LQFP-32 Recommended PCB Land Pattern .....	36
Figure 4.7. QFN-32 Pinout Diagram (Top View) .....	37

### 5. 10-Bit ADC (ADC0, C8051F340/1/2/3/4/5/6/7/A/B Only)

Figure 5.1. ADC0 Functional Block Diagram.....	41
Figure 5.2. Temperature Sensor Transfer Function .....	43
Figure 5.3. Temperature Sensor Error with 1-Point Calibration (VREF = 2.40 V) ....	44
Figure 5.4. 10-Bit ADC Track and Conversion Example Timing .....	46
Figure 5.5. ADC0 Equivalent Input Circuits .....	47
Figure 5.6. ADC Window Compare Example: Right-Justified Single-Ended Data ...	54
Figure 5.7. ADC Window Compare Example: Left-Justified Single-Ended Data.....	54
Figure 5.8. ADC Window Compare Example: Right-Justified Differential Data.....	55
Figure 5.9. ADC Window Compare Example: Left-Justified Differential Data .....	55

### 6. Voltage Reference (C8051F340/1/2/3/4/5/6/7/A/B Only)

Figure 6.1. Voltage Reference Functional Block Diagram.....	57
---	----

### 7. Comparators

Figure 7.1. Comparator Functional Block Diagram .....	60
Figure 7.2. Comparator Hysteresis Plot .....	61

### 8. Voltage Regulator (REG0)

Figure 8.1. REG0 Configuration: USB Bus-Powered .....	70
Figure 8.2. REG0 Configuration: USB Self-Powered .....	70
Figure 8.3. REG0 Configuration: USB Self-Powered, Regulator Disabled.....	71
Figure 8.4. REG0 Configuration: No USB Connection .....	71


### 9. CIP-51 Microcontroller

Figure 9.1. CIP-51 Block Diagram.....	73
Figure 9.2. On-Chip Memory Map for 64 kB Devices.....	79
Figure 9.3. On-Chip Memory Map for 32 kB Devices.....	80

### 11. Reset Sources

Figure 11.1. Reset Sources.....	100
Figure 11.2. Power-On and VDD Monitor Reset Timing .....	101

# C8051F340/1/2/3/4/5/6/7/8/9/A/B/C/D



**Figure 1.5. C8051F34A/B Block Diagram**

# C8051F340/1/2/3/4/5/6/7/8/9/A/B/C/D




Figure 4.1. TQFP-48 Pinout Diagram (Top View)

## SFR Definition 5.9. ADC0LTH: ADC0 Less-Than Data High Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xC6

Bits7–0: High byte of ADC0 Less-Than Data Word.

## SFR Definition 5.10. ADC0LTL: ADC0 Less-Than Data Low Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xC5

Bits7–0: Low byte of ADC0 Less-Than Data Word.

## SFR Definition 9.11. EIE2: Extended Interrupt Enable 2

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	-	-	-	ES1	EVBUS	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xE7


Bits7–2: UNUSED. Read = 000000b. Write = don't care.  
 Bit1: ES1: Enable UART1 Interrupt.  
 This bit sets the masking of the UART1 interrupt.  
 0: Disable UART1 interrupt.  
 1: Enable UART1 interrupt.  
 Bit0: EVBUS: Enable VBUS Level Interrupt.  
 This bit sets the masking of the VBUS interrupt.  
 0: Disable all VBUS interrupts.  
 1: Enable interrupt requests generated by VBUS level sense.

## SFR Definition 9.12. EIP2: Extended Interrupt Priority 2

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	-	-	-	PS1	PVBUS	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xF7

Bits7–2: UNUSED. Read = 000000b. Write = don't care.  
 Bit1: PS1: UART1 Interrupt Priority Control.  
 This bit sets the priority of the UART1 interrupt.  
 0: UART1 interrupt set to low priority level.  
 1: UART1 interrupts set to high priority level.  
 Bit0: PVBUS: VBUS Level Interrupt Priority Control.  
 This bit sets the priority of the VBUS interrupt.  
 0: VBUS interrupt set to low priority level.  
 1: VBUS interrupt set to high priority level.

# C8051F340/1/2/3/4/5/6/7/8/9/A/B/C/D



**Figure 12.1. Flash Program Memory Map and Security Byte**

## SFR Definition 13.2. EMI0CF: External Memory Configuration

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	USBFAE	-	EMD2	EMD1	EMD0	EALE1	EALE0	00000011
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	

SFR Address: 0x85

Bit7: Unused. Read = 0b. Write = don't care.

Bit6: USBFAE: USB FIFO Access Enable.  
 0: USB FIFO RAM not available through MOVX instructions.  
 1: USB FIFO RAM available using MOVX instructions. The 1k of USB RAM will be mapped in XRAM space at addresses 0x0400 to 0x07FF. **The USB clock must be active and greater than or equal to twice the SYSCLK ( $USBCLK \geq 2 \times SYSCLK$ ) to access this area with MOVX instructions.**

Bit5: Unused. Read = 0b. Write = don't care.

Bit4: EMD2: EMIF Multiplex Mode Select.  
 0: EMIF operates in multiplexed address/data mode.  
 1: EMIF operates in non-multiplexed mode (separate address and data pins).

Bits3–2: EMD1–0: EMIF Operating Mode Select.  
 These bits control the operating mode of the External Memory Interface.  
 00: Internal Only: MOVX accesses on-chip XRAM only. All effective addresses alias to on-chip memory space.  
 01: Split Mode without Bank Select: Accesses below the on-chip XRAM boundary are directed on-chip. Accesses above the on-chip XRAM boundary are directed off-chip. 8-bit off-chip MOVX operations use the current contents of the Address High port latches to resolve upper address byte. Note that in order to access off-chip space, EMI0CN must be set to a page that is not contained in the on-chip address space.  
 10: Split Mode with Bank Select: Accesses below the on-chip XRAM boundary are directed on-chip. Accesses above the on-chip XRAM boundary are directed off-chip. 8-bit off-chip MOVX operations use the contents of EMI0CN to determine the high-byte of the address.  
 11: External Only: MOVX accesses off-chip XRAM only. On-chip XRAM is not visible to the CPU.

Bits1–0: EALE1–0: ALE Pulse-Width Select Bits (only has effect when EMD2 = 0).  
 00: ALE high and ALE low pulse width = 1 SYSCLK cycle.  
 01: ALE high and ALE low pulse width = 2 SYSCLK cycles.  
 10: ALE high and ALE low pulse width = 3 SYSCLK cycles.  
 11: ALE high and ALE low pulse width = 4 SYSCLK cycles.



## 13.5. Multiplexed and Non-multiplexed Selection

The External Memory Interface is capable of acting in a Multiplexed mode or a Non-multiplexed mode, depending on the state of the EMD2 (EMIOCF.4) bit.

### 13.5.1. Multiplexed Configuration

In Multiplexed mode, the Data Bus and the lower 8-bits of the Address Bus share the same Port pins: AD[7:0]. In this mode, an external latch (74HC373 or equivalent logic gate) is used to hold the lower 8-bits of the RAM address. The external latch is controlled by the ALE (Address Latch Enable) signal, which is driven by the External Memory Interface logic. An example of a Multiplexed Configuration is shown in Figure 13.2.

In Multiplexed mode, the external MOVX operation can be broken into two phases delineated by the state of the ALE signal. During the first phase, ALE is high and the lower 8-bits of the Address Bus are presented to AD[7:0]. During this phase, the address latch is configured such that the 'Q' outputs reflect the states of the 'D' inputs. When ALE falls, signaling the beginning of the second phase, the address latch outputs remain fixed and are no longer dependent on the latch inputs. Later in the second phase, the Data Bus controls the state of the AD[7:0] port at the time  $\overline{RD}$  or  $\overline{WR}$  is asserted.

See Section “13.7.2. Multiplexed Mode” on page 127 for more information.




Figure 13.2. Multiplexed Configuration Example

## SFR Definition 14.3. OSCLCN: Internal L-F Oscillator Control

R/W	R	R/W	R	R/W	R/W	R/W	R/W	Reset Value
OSCLCN	OSCLRDY	OSCLF3	OSCLF2	OSCLF1	OSCLF0	OSCLD1	OSCLD0	00vvvv00
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0x86
<p>Bit7: OSCLCN: Internal L-F Oscillator Enable. 0: Internal L-F Oscillator Disabled. 1: Internal L-F Oscillator Enabled.</p> <p>Bit6: OSCLRDY: Internal L-F Oscillator Ready Flag. 0: Internal L-F Oscillator frequency not stabilized. 1: Internal L-F Oscillator frequency stabilized.</p> <p>Bits5–2: OSCLF[3:0]: Internal L-F Oscillator Frequency Control bits. Fine-tune control bits for the internal L-F Oscillator frequency. When set to 0000b, the L-F oscillator operates at its fastest setting. When set to 1111b, the L-F oscillator operates at its slowest setting.</p> <p>Bits1–0: OSCLD[1:0]: Internal L-F Oscillator Divider Select. 00: Divide by 8 selected. 01: Divide by 4selected. 10: Divide by 2 selected. 11: Divide by 1 selected.</p>								

# C8051F340/1/2/3/4/5/6/7/8/9/A/B/C/D

## SFR Definition 15.8. P1: Port1 Latch

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0	11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: (bit addressable) 0x90

Bits7–0: P1.[7:0]

Write - Output appears on I/O pins per Crossbar Registers (when XBARE = '1').

0: Logic Low Output.

1: Logic High Output (high impedance if corresponding P1MDOUT.n bit = 0).

Read - Always reads '0' if selected as analog input in register P1MDIN. Directly reads Port pin when configured as digital input.

0: P1.n pin is logic low.

1: P1.n pin is logic high.

## SFR Definition 15.9. P1MDIN: Port1 Input Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xF2

Bits7–0: Analog Input Configuration Bits for P1.7–P1.0 (respectively).

Port pins configured as analog inputs have their weak pull-up, digital driver, and digital receiver disabled.

0: Corresponding P1.n pin is configured as an analog input.

1: Corresponding P1.n pin is not configured as an analog input.

## SFR Definition 15.10. P1MDOUT: Port1 Output Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xA5

Bits7–0: Output Configuration Bits for P1.7–P1.0 (respectively): ignored if corresponding bit in register P1MDIN is logic 0.

0: Corresponding P1.n Output is open-drain.

1: Corresponding P1.n Output is push-pull.

## SFR Definition 16.2. USB0ADR: USB0 Indirect Address

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
BUSY	AUTORD	USBADDR						00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0x96
<p><b>Bits7:</b>     <b>BUSY:</b> USB0 Register Read Busy Flag  This bit is used during indirect USB0 register accesses. Software should write '1' to this bit to initiate a read of the USB0 register targeted by the USBADDR bits (USB0ADR.[5-0]). The target address and BUSY bit may be written in the same write to USB0ADR. After BUSY is set to '1', hardware will clear BUSY when the targeted register data is ready in the USB0DAT register. Software should check BUSY for '0' before writing to USB0DAT.  Write:  0: No effect.  1: A USB0 indirect register read is initiated at the address specified by the USBADDR bits.  Read:  0: USB0DAT register data is valid.  1: USB0 is busy accessing an indirect register; USB0DAT register data is invalid.</p> <p><b>Bit6:</b>     <b>AUTORD:</b> USB0 Register Auto-read Flag  This bit is used for block FIFO reads.  0: BUSY must be written manually for each USB0 indirect register read.  1: The next indirect register read will automatically be initiated when software reads USB0DAT (USBADDR bits will not be changed).</p> <p><b>Bits5–0:</b>   <b>USBADDR:</b> USB0 Indirect Register Address  These bits hold a 6-bit address used to indirectly access the USB0 core registers. Table 16.2 lists the USB0 core registers and their indirect addresses. Reads and writes to USB0DAT will target the register indicated by the USBADDR bits.</p>								

## USB Register Definition 16.13. CMINT: USB0 Common Interrupt

R	R	R	R	R	R	R	R	Reset Value
-	-	-	-	SOF	RSTINT	RSUINT	SUSINT	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address: 0x06

Bits7–4: Unused. Read = 0000b; Write = don't care.

Bit3: SOF: Start of Frame Interrupt

Set by hardware when a SOF token is received. This interrupt event is synthesized by hardware: an interrupt will be generated when hardware expects to receive a SOF event, even if the actual SOF signal is missed or corrupted.

This bit is cleared when software reads the CMINT register.

0: SOF interrupt inactive.

1: SOF interrupt active.

Bit2: RSTINT: Reset Interrupt-pending Flag

Set by hardware when Reset signaling is detected on the bus.

This bit is cleared when software reads the CMINT register.

0: Reset interrupt inactive.

1: Reset interrupt active.

Bit1: RSUINT: Resume Interrupt-pending Flag

Set by hardware when Resume signaling is detected on the bus while USB0 is in suspend mode.

This bit is cleared when software reads the CMINT register.

0: Resume interrupt inactive.

1: Resume interrupt active.

Bit0: SUSINT: Suspend Interrupt-pending Flag

When Suspend detection is enabled (bit SUSEN in register POWER), this bit is set by hardware when Suspend signaling is detected on the bus. This bit is cleared when software reads the CMINT register.

0: Suspend interrupt inactive.


1: Suspend interrupt active.

## USB Register Definition 16.21. EOUTCSRL: USB0 OUT Endpoint Control Low Byte

W	R/W	R/W	R/W	R	R/W	R	R/W	Reset Value
CLRDT	STSTL	SDSTL	FLUSH	DATERR	OVRUN	FIFOFUL	OPRDY	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address: 0x14

Bit7:	<p>CLRDT: Clear Data Toggle</p> <p><b>Write:</b> Software should write '1' to this bit to reset the OUT endpoint data toggle to '0'.</p> <p><b>Read:</b> This bit always reads '0'.</p>
Bit6:	<p>STSTL: Sent Stall</p> <p>Hardware sets this bit to '1' when a STALL handshake signal is transmitted. This flag must be cleared by software.</p>
Bit5:	<p>SDSTL: Send Stall</p> <p>Software should write '1' to this bit to generate a STALL handshake. Software should write '0' to this bit to terminate the STALL signal. This bit has no effect in ISO mode.</p>
Bit4:	<p>FLUSH: FIFO Flush</p> <p>Writing a '1' to this bit flushes the next packet to be read from the OUT endpoint FIFO. The FIFO pointer is reset and the OPRDY bit is cleared. If the FIFO contains multiple packets, software must write '1' to FLUSH for each packet. Hardware resets the FLUSH bit to '0' when the FIFO flush is complete.</p> <p><b>Note:</b> If data for the current packet has already been read from the FIFO, the FLUSH bit should not be used to flush the packet. Instead, the entire data packet should be read from the FIFO manually.</p>
Bit3:	<p>DATERR: Data Error</p> <p>In ISO mode, this bit is set by hardware if a received packet has a CRC or bit-stuffing error. It is cleared when software clears OPRDY. This bit is only valid in ISO mode.</p>
Bit2:	<p>OVRUN: Data Overrun</p> <p>This bit is set by hardware when an incoming data packet cannot be loaded into the OUT endpoint FIFO. This bit is only valid in ISO mode, and must be cleared by software.</p> <p>0: No data overrun.</p> <p>1: A data packet was lost because of a full FIFO since this flag was last cleared.</p>
Bit1:	<p>FIFOFUL: OUT FIFO Full</p> <p>This bit indicates the contents of the OUT FIFO. If double buffering is enabled for the endpoint (DBIEN = '1'), the FIFO is full when the FIFO contains two packets. If DBIEN = '0', the FIFO is full when the FIFO contains one packet.</p> <p>0: OUT endpoint FIFO is not full.</p> <p>1: OUT endpoint FIFO is full.</p>
Bit0:	<p>OPRDY: OUT Packet Ready</p> <p>Hardware sets this bit to '1' and generates an interrupt when a data packet is available. Software should clear this bit after each data packet is unloaded from the OUT endpoint FIFO.</p>



**Figure 17.5. Typical Master Transmitter Sequence**

**Table 17.4. SMBus Status Decoding**

Mode	Values Read				Current SMBus State	Typical Response Options	Values Written		
	Status Vector	ACKRQ	ARBLOST	ACK			STA	STo	ACK
Master Transmitter	1110	0	0	X	A master START was generated.	Load slave address + R/W into SMB0DAT.	0	0	X
	1100	0	0	0	A master data or address byte was transmitted; NACK received.	Set STA to restart transfer.	1	0	X
						Abort transfer.	0	1	X
		0	0	1	A master data or address byte was transmitted; ACK received.	Load next data byte into SMB0DAT.	0	0	X
						End transfer with STOP.	0	1	X
						End transfer with STOP and start another transfer.	1	1	X
						Send repeated START.	1	0	X
						Switch to Master Receiver Mode (clear SI without writing new data to SMB0DAT).	0	0	X
Master Receiver	1000	1	0	X	A master data byte was received; ACK requested.	Acknowledge received byte; Read SMB0DAT.	0	0	1
						Send NACK to indicate last byte, and send STOP.	0	1	0
						Send NACK to indicate last byte, and send STOP followed by START.	1	1	0
						Send ACK followed by repeated START.	1	0	1
						Send NACK to indicate last byte, and send repeated START.	1	0	0
						Send ACK and switch to Master Transmitter Mode (write to SMB0DAT before clearing SI).	0	0	1
						Send NACK and switch to Master Transmitter Mode (write to SMB0DAT before clearing SI).	0	0	0



**Figure 19.6. UART Multi-Processor Mode Interconnect Diagram**

## SFR Definition 19.1. SCON1: UART1 Control

R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	Reset Value
OVR1	PERR1	THRE1	REN1	TBX1	RBX1	TI1	RI1	00100000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SFR Address: 0xD2								
<p><b>Bit7:</b> OVR1: Receive FIFO Overrun Flag.  This bit is used to indicate a receive FIFO overrun condition.  0: Receive FIFO Overrun has not occurred.  1: Receive FIFO Overrun has occurred (an incoming character was discarded due to a full FIFO).  This bit must be cleared to '0' by software.</p> <p><b>Bit6:</b> PERR1: Parity Error Flag.  When parity is enabled, this bit is used to indicate that a parity error has occurred. It is set to '1' when the parity of the oldest byte in the FIFO does not match the selected Parity Type.  0: Parity Error has not occurred.  1: Parity Error has occurred.  This bit must be cleared to '0' by software.</p> <p><b>Bit5:</b> THRE1: Transmit Holding Register Empty Flag.  0: Transmit Holding Register not Empty - do not write to SBUF1.  1: Transmit Holding Register Empty - it is safe to write to SBUF1.</p> <p><b>Bit4:</b> REN1: Receive Enable.  This bit enables/disables the UART receiver. When disabled, bytes can still be read from the receive FIFO.  0: UART1 reception disabled.  1: UART1 reception enabled.</p> <p><b>Bit3:</b> TBX1: Extra Transmission Bit.  The logic level of this bit will be assigned to the extra transmission bit when XBE1 is set to '1'. This bit is not used when Parity is enabled.</p> <p><b>Bit2:</b> RBX1: Extra Receive Bit.  RBX1 is assigned the value of the extra bit when XBE1 is set to '1'. If XBE1 is cleared to '0', RBX1 will be assigned the logic level of the first stop bit. This bit is not valid when Parity is enabled.</p> <p><b>Bit1:</b> TI1: Transmit Interrupt Flag.  Set to a '1' by hardware after data has been transmitted, at the beginning of the STOP bit. When the UART1 interrupt is enabled, setting this bit causes the CPU to vector to the UART1 interrupt service routine. This bit must be cleared manually by software.</p> <p><b>Bit0:</b> RI1: Receive Interrupt Flag.  Set to '1' by hardware when a byte of data has been received by UART1 (set at the STOP bit sampling time). When the UART1 interrupt is enabled, setting this bit to '1' causes the CPU to vector to the UART1 interrupt service routine. This bit must be cleared manually by software. Note that RI1 will remain set to '1' as long as there is still data in the UART FIFO. After the last byte has been shifted from the FIFO to SBUF1, RI1 can be cleared.</p>								

## SFR Definition 20.2. SPI0CN: SPI0 Control

R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	Reset Value
SPIF	WCOL	MODF	RXOVRN	NSSMD1	NSSMD0	TXBMT	SPIEN	00000110
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
SFR Address: 0xF8								
<p>Bit 7: SPIF: SPI0 Interrupt Flag. This bit is set to logic 1 by hardware at the end of a data transfer. If interrupts are enabled, setting this bit causes the CPU to vector to the SPI0 interrupt service routine. This bit is not automatically cleared by hardware. It must be cleared by software.</p> <p>Bit 6: WCOL: Write Collision Flag. This bit is set to logic 1 if a write to SPI0DAT is attempted when the transmit buffer has not been emptied to the SPI shift register. When this occurs, the write to SPI0DAT will be ignored, and the transmit buffer will not be written. This flag can occur in all SPI0 modes. It must be cleared by software.</p> <p>Bit 5: MODF: Mode Fault Flag. This bit is set to logic 1 by hardware (and generates a SPI0 interrupt) when a master mode collision is detected (NSS is low, MSTEN = 1, and NSSMD[1:0] = 01). This bit is not automatically cleared by hardware. It must be cleared by software.</p> <p>Bit 4: RXOVRN: Receive Overrun Flag (Slave Mode only). This bit is set to logic 1 by hardware (and generates a SPI0 interrupt) when the receive buffer still holds unread data from a previous transfer and the last bit of the current transfer is shifted into the SPI0 shift register. This bit is not automatically cleared by hardware. It must be cleared by software.</p> <p>Bits 3–2: NSSMD1–NSSMD0: Slave Select Mode. Selects between the following NSS operation modes: (See <b>Section “20.2. SPI0 Master Mode Operation” on page 224</b> and <b>Section “20.3. SPI0 Slave Mode Operation” on page 226</b>). 00: 3-Wire Slave or 3-wire Master Mode. NSS signal is not routed to a port pin. 01: 4-Wire Slave or Multi-Master Mode (Default). NSS is always an input to the device. 1x: 4-Wire Single-Master Mode. NSS signal is mapped as an output from the device and will assume the value of NSSMD0.</p> <p>Bit 1: TXBMT: Transmit Buffer Empty. This bit will be set to logic 0 when new data has been written to the transmit buffer. When data in the transmit buffer is transferred to the SPI shift register, this bit will be set to logic 1, indicating that it is safe to write a new byte to the transmit buffer.</p> <p>Bit 0: SPIEN: SPI0 Enable. This bit enables/disables the SPI. 0: SPI disabled. 1: SPI enabled.</p>								

# C8051F340/1/2/3/4/5/6/7/8/9/A/B/C/D

## SFR Definition 21.4. TL0: Timer 0 Low Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0x8A

Bits 7–0: TL0: Timer 0 Low Byte.  
The TL0 register is the low byte of the 16-bit Timer 0.

## SFR Definition 21.5. TL1: Timer 1 Low Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0x8B

Bits 7–0: TL1: Timer 1 Low Byte.  
The TL1 register is the low byte of the 16-bit Timer 1.

## SFR Definition 21.6. TH0: Timer 0 High Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0x8C

Bits 7–0: TH0: Timer 0 High Byte.  
The TH0 register is the high byte of the 16-bit Timer 0.


## SFR Definition 21.7. TH1: Timer 1 High Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0x8D

Bits 7–0: TH1: Timer 1 High Byte.  
The TH1 register is the high byte of the 16-bit Timer 1.

# C8051F340/1/2/3/4/5/6/7/8/9/A/B/C/D

When T3SPLIT = '1', the Timer 3 registers (TMR3H and TMR3L) act as two 8-bit counters. Each counter counts up independently and overflows from 0xFF to 0x00. Each time a capture event is received, the contents of the Timer 3 registers are latched into the Timer 3 Reload registers (TMR3RLH and TMR3RLL). A Timer 3 interrupt is generated if enabled.



**Figure 21.11. Timer 3 Capture Mode (T3SPLIT = '1')**

## 22.3. Watchdog Timer Mode

A programmable watchdog timer (WDT) function is available through the PCA Module 4. The WDT is used to generate a reset if the time between writes to the WDT update register (PCA0CPH4) exceed a specified limit. The WDT can be configured and enabled/disabled as needed by software.


With the WDTE and/or WDLCK bits set to '1' in the PCA0MD register, Module 4 operates as a watchdog timer (WDT). The Module 4 high byte is compared to the PCA counter high byte; the Module 4 low byte holds the offset to be used when WDT updates are performed. **The Watchdog Timer is enabled on reset. Writes to some PCA registers are restricted while the Watchdog Timer is enabled.**

### 22.3.1. Watchdog Timer Operation

While the WDT is enabled:

- PCA counter is forced on.
- Writes to PCA0L and PCA0H are not allowed.
- PCA clock source bits (CPS2-CPS0) are frozen.
- PCA Idle control bit (CIDL) is frozen.
- Module 4 is forced into Watchdog Timer mode.
- Writes to the Module 4 mode register (PCA0CPM4) are disabled.

While the WDT is enabled, writes to the CR bit will not change the PCA counter state; the counter will run until the WDT is disabled. The PCA counter run control (CR) will read zero if the WDT is enabled but user software has not enabled the PCA counter. If a match occurs between PCA0CPH4 and PCA0H while the WDT is enabled, a reset will be generated. To prevent a WDT reset, the WDT may be updated with a write of any value to PCA0CPH4. Upon a PCA0CPH4 write, PCA0H plus the offset held in PCA0CPL4 is loaded into PCA0CPH4 (See Figure 22.10).



**Figure 22.10. PCA Module 4 with Watchdog Timer Enabled**

Note that the 8-bit offset held in PCA0CPH4 is compared to the upper byte of the 16-bit PCA counter. This offset value is the number of PCA0L overflows before a reset. Up to 256 PCA clocks may pass before the first PCA0L overflow occurs, depending on the value of the PCA0L when the update is performed. The total offset is then given (in PCA clocks) by Equation 22.4, where PCA0L is the value of the PCA0L register at the time of the update.